



Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Journals & Magazines > IEEE Transactions on Computers > Volume: 37 Issue: 5

Implementing precise interrupts in pipelined processors

Publisher: IEEE

Cite This

PDF

J.E. Smith ; A.R. Pleszkun All Authors

184
Cites in
Papers164
Cites in
Patents4279
Full
Text Views

Alerts

Manage Content Alerts
Add to Citation Alerts

Abstract

Downl
PDF

Authors

References

Citations

Keywords

Metrics

More Like This

Abstract:

Five solutions to the precise interrupt problem in pipelined processors are described and evaluated. An interrupt is precise if the saved process state corresponds to a s... [View more](#)

Metadata

Abstract:

Five solutions to the precise interrupt problem in pipelined processors are described and evaluated. An interrupt is precise if the saved process state corresponds to a sequential model of program execution in which one instruction completes before the next begins. In a pipelined processor, precise interrupts are difficult to implement because an instruction may be initiated before its predecessors have completed. The first solution forces instructions to complete and modify the process state in architectural order. The other four solutions allow instructions to complete in any order, but additional hardware is used, so that a precise state can be restored when an interrupt occurs. All the methods are discussed in the context of a parallel pipeline structure. Simulation results for the Cray-1S scalar architecture are used to show that the first solution results in a performance degradation of at least 16%. The remaining four solutions offer better performance, and three of them result in as little as a 3% performance loss. Several extensions, including vector architectures, virtual memory, and linear pipeline structures, are briefly discussed.< >

Published in: IEEE Transactions on Computers (Volume: 37 , Issue: 5, May 1988)

PDF

Help

Page(s): 562 - 573

DOI: 10.1109/12.4607

Date of Publication: May 1988

Publisher: IEEE



▼ ISSN Information:

Authors	▼
References	▼
Citations	▼
Keywords	▼
Metrics	▼



More Like This

Hardware acceleration with pipelined adder for Support Vector Machine classifier

2014 Fourth International Conference on Digital Information and Communication Technology and its Applications (DICTAP)

Published: 2014

Pipelined CPU Design With FPGA in Teaching Computer Architecture

IEEE Transactions on Education

Published: 2012

[Show More](#)

PDF

Help



Get Published in the
*IEEE Transactions on Machine
Learning in Communications
and Networking*



[Learn More](#)

[CHANGE
USERNAME/PASSWORD](#)

[PAYMENT OPTIONS](#)
[VIEW PURCHASED
DOCUMENTS](#)

[COMMUNICATIONS
PREFERENCES](#)
[PROFESSION AND
EDUCATION](#)
[TECHNICAL INTERESTS](#)

US & CANADA: +1 800
678 4333
WORLDWIDE: +1 732
981 0060
[CONTACT & SUPPORT](#)



[About IEEE Xplore](#) [Contact Us](#) [Help](#) [Accessibility](#) [Terms of Use](#) [Nondiscrimination Policy](#) [IEEE Ethics Reporting](#) [Sitemap](#)
[IEEE Privacy Policy](#)

IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [View Purchased Documents](#)

Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)

PDF

Help

» Technical Interests

Need Help?

» **US & Canada:** +1 800 678 4333

» **Worldwide:** +1 732 981 0060

» Contact & Support

[About IEEE Xplore](#) [Contact Us](#) [Help](#) [Accessibility](#) [Terms of Use](#) [Nondiscrimination Policy](#) [Sitemap](#) [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2024 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

PDF

Help