

An Efficient Algorithm for Exploiting Multiple Arithmetic Units

Publisher: IBM

Cite This

PDF

R. M. Tomasulo

All Authors

565Cites in Papers

150Cites in Patents

2179Full Text Views



Alerts

Manage Content Alerts

Add to Citation Alerts

Abstract

Authors

Citations

Metrics

More Like This

Download PDF

Abstract:

This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techn... [View more](#)

Metadata

Abstract:

This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techniques is a simple common data busing and register tagging scheme which permits simultaneous execution of independent instructions while preserving the essential precedences inherent in the instruction stream. The common data bus improves performance by efficiently utilizing the execution units without requiring specially optimized code. Instead, the hardware, by 'looking ahead' about eight instructions, automatically optimizes the program execution on a local basis. The application of these techniques is not limited to floating-point arithmetic or System/360 architecture. It may be used in almost any computer having multiple execution units and one or more 'accumulators.' Both of the execution units, as well as the associated storage buffers, multiple accumulators and input/output buses, are extensively checked.

Published in:

IBM Journal of Research and Development (Volume: 11 , Issue: 1, January 1967)

Page(s):

25 - 33

DOI:

10.1147/rd.111.0025

Date of Publication:

January 1967

Publisher:

IBM

ISSN Information:

Authors	▼
Citations	▼
Metrics	▼




More Like This

A graph-theory-based method for parallelizing the multiple-flow-direction algorithm on CUDA compatible graphics processing units
 Proceedings 2011 IEEE International Conference on Spatial Data Mining and Geographical Knowledge Services
 Published: 2011

Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units
 IEEE Transactions on Circuits and Systems II: Express Briefs
 Published: 2007

Show More



[CHANGE
USERNAME/PASSWORD](#)

[PAYMENT OPTIONS](#)
[VIEW PURCHASED
DOCUMENTS](#)

[COMMUNICATIONS
PREFERENCES](#)
[PROFESSION AND
EDUCATION](#)
[TECHNICAL INTERESTS](#)

[US & CANADA: +1 800
678 4333](#)

[WORLDWIDE: +1 732
981 0060](#)

[CONTACT & SUPPORT](#)



[About IEEE Xplore](#) [Contact Us](#) [Help](#) [Accessibility](#) [Terms of Use](#) [Nondiscrimination Policy](#) [IEEE Ethics Reporting](#) [Sitemap](#)
[IEEE Privacy Policy](#)

IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [View Purchased Documents](#)

Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)

» [Technical Interests](#)

Need Help?

» **US & Canada:** +1 800 678 4333

» **Worldwide:** +1 732 981 0060

» [Contact & Support](#)

[About IEEE Xplore](#) [Contact Us](#) [Help](#) [Accessibility](#) [Terms of Use](#) [Nondiscrimination Policy](#) [Sitemap](#) [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2024 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.