



Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Journals & Magazines > IEEE Micro > Volume: 16 Issue: 2

# The Mips R10000 superscalar microprocessor

Publisher: [IEEE](#)

[Cite This](#)

[PDF](#)

K.C. Yeager [All Authors](#)

**522**  
Cites in  
Papers

**30**  
Cites in  
Patents

**5785**  
Full  
Text Views



## Alerts

[Manage Content Alerts](#)  
[Add to Citation Alerts](#)

### Abstract

[Authors](#)

[Citations](#)

[Keywords](#)

[Metrics](#)

[More Like This](#)



[Downl](#)  
[PDF](#)

#### Abstract:

The Mips R10000 is a dynamic, superscalar microprocessor that implements the 64-bit Mips 4 instruction set architecture. It fetches and decodes four instructions per cycl... [View more](#)

#### Metadata

##### Abstract:

The Mips R10000 is a dynamic, superscalar microprocessor that implements the 64-bit Mips 4 instruction set architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully-pipelined, low-latency execution units. Instructions can be fetched and executed speculatively beyond branches. Instructions graduate in order upon completion. Although execution is out of order, the processor still provides sequential memory consistency and precise exception handling. The R10000 is designed for high performance, even in large, real-world applications with poor memory locality. With speculative execution, it calculates memory addresses and initiates cache refills early. Its hierarchical, nonblocking memory system helps hide memory latency with two levels of set-associative, write-back caches.

**Published in:** IEEE Micro ( Volume: 16 , Issue: 2, April 1996)

**Page(s):** 28 - 41

**DOI:** 10.1109/40.491460

**Date of Publication:** April 1996

**Publisher:** IEEE

#### ISSN Information:

PDF

[Help](#)



Authors	▼
Citations	▼
Keywords	▼
Metrics	▼



#### More Like This

Issue logic for a 600-MHz out-of-order execution microprocessor  
IEEE Journal of Solid-State Circuits  
Published: 1998

Test Generation for Precise Interrupts on Out-of-Order Microprocessors  
2009 10th International Workshop on Microprocessor Test and Verification  
Published: 2009

[Show More](#)

PDF

Help





 The *IEEE Open Access Journal of Power and Energy* has received its first Journal Impact Factor™

Now accepted for indexing by Clarivate

[Learn More](#)



[CHANGE USERNAME/PASSWORD](#)

[PAYMENT OPTIONS](#)  
[VIEW PURCHASED DOCUMENTS](#)

[COMMUNICATIONS PREFERENCES](#)  
[PROFESSION AND EDUCATION](#)  
[TECHNICAL INTERESTS](#)

US & CANADA: +1 800 678 4333

WORLDWIDE: +1 732 981 0060

[CONTACT & SUPPORT](#)



[About IEEE Xplore](#)
[Contact Us](#)
[Help](#)
[Accessibility](#)
[Terms of Use](#)
[Nondiscrimination Policy](#)
[IEEE Ethics Reporting](#)
[Sitemap](#)
[IEEE Privacy Policy](#)

#### IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

#### Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [View Purchased Documents](#)

#### Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)

PDF

Help

» [Technical Interests](#)

**Need Help?**

» **US & Canada:** +1 800 678 4333

» **Worldwide:** +1 732 981 0060

» [Contact & Support](#)

[About IEEE Xplore](#) [Contact Us](#) [Help](#) [Accessibility](#) [Terms of Use](#) [Nondiscrimination Policy](#) [Sitemap](#) [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2024 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

PDF

Help