CS152 Section 6

Out-of-Order Execution Week of March 4, 2024

Agenda

• Out-of-order execution

Admin

- Hope the midterm went well!
- Lab 2 due March 8th
- PS3 due March 18th
- Lab 3 is due March 20th

Why is Out-of-Order Execution Useful?

- Exploit *instruction-level parallelism* (ILP) to keep processor busy
 - Make suboptimal code run fast
- Dynamically schedule around long-latency instructions
 - 1d x2, 0(x1) # cache miss: 200 cycles
 - add x5, x3, x4
 - ld x7, 4(x6)
- Initiate long-latency instructions earlier

What Limits OoO Performance?

A: fmul f1, f0, f2
B: fadd f0, f3, f1
C: fmul f3, f2, f3
D: fadd f3, f3, f1

- Want to issue instruction C right after A, but cannot reorder it earlier due to WAR hazard on B (f3)
- Suppose only four F registers exist, and it is not feasible for compiler to choose f2 as the destination of C since f2 is read by a later instruction

What Limits OoO Performance?

• WAW/WAR hazards

- Caused by reuse of limited set of architectural (named) registers
- Would not exist if an infinite number of registers were available
- Not a "true" data dependency
- How can x86 (8 "GPRs") and x86-64 (16 GPRs) implementations achieve high performance?
- How can we use more registers than what the ISA specifies?

Register Renaming

- Main idea: Decouple **architectural** registers (used for expressing dataflow) from **physical** registers (used for storage)
 - For each in-flight instruction, rename the destination register with a unique tag that refers to a separate buffer to hold result
 - Somehow maintain relationship between tags and ISA registers

Register Renaming

A: fmul f1, f0, f2 B: fadd f0, f3, f1 C: fmul f3, f2, f3 D: fadd f3, f3, f1 fmul P4, P0, P2 fadd P5, P3, P4 fmul P6, P2, P3 fadd P7, P6, P4

Rename Table						
	Initial	Final				
fØ	P0	P5				
f1	P1	P4				
f2	P2	P2				
f3	Р3	Ρ7				

Tomasulo's Algorithm

- On instruction **dispatch** (in program order):
 - 1. Allocate reservation station (RS) entry
 - 2. If source register has "present" (P) bit set in register file (RF) entry, copy value into tag/data field in RS and set P bit for operand
 - 3. Otherwise, copy tag from RF into RS and clear P bit for operand
 - 4. Replace RF entry for destination register with tag assigned to RS entry (tag_{dest})

• Prior to **execution**:

- 1. For missing operands, monitor result bus for tag match; replace tag with value; set P
- 2. When all operands are present, issue to functional unit

• On completion:

- 1. Broadcast <tag_{dest}, result> on result bus for RF and other RS entries to consume
- 2. Deallocate RS entry

Q1: Tomasulo's Algorithm

Simulate execution of the following code using Tomasulo's Algorithm:

A:	fmul	f1,	f0,	f2	<pre># produces value V3</pre>
B:	fadd	f0,	f3,	f1	<pre># produces value V4</pre>
C:	fmul	f3,	f2,	f3	<pre># produces value V5</pre>
D:	fadd	f3,	f3,	f1	<pre># produces value V6</pre>

- At most one instruction dispatched per cycle
 - Can begin execution the same cycle as dispatch if all operands are present
- Fully-pipelined functional units
 - 2-cycle floating-point add latency
 - 3-cycle floating-point multiply latency
- Broadcasting result takes another cycle
 - Result bus can broadcast two results simultaneously

Dispatched instruction: A

Reservation Stations

On instruction **dispatch** (in program order):

- 1. Allocate reservation station (RS) entry
- 2. If source register has "present" (P) bit set in register file (RF) entry, copy value into tag/data field in RS and set P bit for operand
- 3. Otherwise, copy tag from RF into RS and clear P bit for operand
- 4. Replace RF entry for destination register with tag assigned to RS entry (tag_{dest})



tag/data tag/data р р Т3 **V0** V1 1 Τ4 **Multiplier** dest tag stage **T**3 1 2 3

Reservation Stations



A:	fmul	f1,	f0,	f2	#	V3
В:	fadd	f0,	f3,	f1	#	V4
С:	fmul	f3,	f2,	f3	#	V5
D:	fadd	f3,	f3,	f1	#	V6

Dispatched instruction: B

On instruction **dispatch** (in program order):

- 1. Allocate reservation station (RS) entry
- 2. If source register has "present" (P) bit set in register file (RF) entry, copy value into tag/data field in RS and set P bit for operand
- 3. Otherwise, copy tag from RF into RS and clear P bit for operand
- 4. Replace RF entry for destination register with tag assigned to RS entry (tag_{dest})







A:	fmul	f1,	f0,	f2	ŧ	ŧ	V3
B:	fadd	f0,	f3,	f1	‡	ŧ	V4
С:	fmul	f3,	f2,	f3	‡	ŧ	V5
D:	fadd	f3,	f3,	f1	#	ŧ	V6

Dispatched instruction: C

Reservation Stations

On instruction **dispatch** (in program order):

- 1. Allocate reservation station (RS) entry
- 2. If source register has "present" (P) bit set in register file (RF) entry, copy value into tag/data field in RS and set P bit for operand
- 3. Otherwise, copy tag from RF into RS and clear P bit for operand
- 4. Replace RF entry for destination register with tag assigned to RS entry (tag_{dest})







Reservation Stations





A:	fmul	f1,	f0,	f2	#	V3
B:	fadd	f0,	f3,	f1	#	V4
С:	fmul	f3,	f2,	f3	#	V5
D:	fadd	f3,	f3,	f1	#	V6

Dispatched instruction: D

On completion:

- Broadcast <tag_{dest}, result> on result bus for RF and other RS entries to consume
- 2. Deallocate RS entry
- 3. For missing operands, monitor result bus for tag match; replace tag with value; set P

p tag/data p tag/data T0 1 V2 1 V3 T1 0 T4 1 V3 T2

Reservation Stations

Adder



Reservation Stations



	р	tag/data
fO	0	Т0
f1	1	V3
f2	1	V1
f3	0	T1

A:	fmul	f1,	f0,	f2	ŧ	ŧ	V3
B:	fadd	f0,	f3,	f1	ŧ	ŧ	V4
С:	fmul	f3,	f2,	f3	‡	ŧ	V5
D:	fadd	f3,	f3,	f1	#	ŧ	V6

Dispatched instruction: N/A

On completion:

- Broadcast <tag_{dest}, result> on result bus for RF and other RS entries to consume
- 2. Deallocate RS entry
- 3. For missing operands, monitor result bus for tag match; replace tag with value; set P

Reservation Stations



Adder



Reservation Stations

tag/data tag/data р р Т3 Τ4 V1 1 V2 **Multiplier** dest tag stage 1 2 3 Τ4



A:	fmul	f1,	f0,	f2	#	V3
B:	fadd	f0,	f3,	f1	#	V4
С:	fmul	f3,	f2,	f3	#	V5
D:	fadd	f3,	f3,	f1	#	V6

Dispatched instruction: N/A

On completion:

- Broadcast <tag_{dest}, result> on result bus for RF and other RS entries to consume
- 2. Deallocate RS entry
- 3. For missing operands, monitor result bus for tag match; replace tag with value; set P

Reservation Stations



Adder



Reservation Stations



Register File

p tag/data f0 1 V4 f1 1 V3 f2 1 V1 f3 0 T1

A:	fmul	f1,	f0,	f2	#	V3
B:	fadd	f0,	f3,	f1	#	V4
С:	fmul	f3,	f2,	f3	#	V5
D:	fadd	f3,	f3,	f1	#	V6

Tomasulo's Algorithm

Q: Why can't the reservation station entry for an instruction be deallocated immediately on issue?

- A: fmul f4, f0, f1 # Dispatched and issued immediately; RS is freed
- B: fmul f5, f2, f3 # Allocated same RS as A before A has written back

f4 and f5 now assigned the same tag in regfile, causing instruction A to incorrectly clobber f5 on writeback

Tomasulo's Algorithm

Q: Why are exceptions *imprecise* in this implementation?

- Register file is irrevocably modified on dispatch
- No mechanism to recover original value of destination register if instruction causes an exception

How to Regain Precise Exceptions?

Reorder Buffer (ROB) separates commit from completion:



- *Completion*: Result available (out-of-order)
- Commit: Architectural state updated (in-order)

Terminology for OoOE

• Dispatch vs. Issue

- **Dispatch:** instruction decoded and enters ROB/Reservation Station
- **Issue:** instruction "issued" for execution (enters EX Unit)
- Some papers and diagrams will use the term Issue for what we refer to as Dispatch

• Completion vs. Commit

- Precise Exceptions (In-order commit despite OoO completion)
- "Retired" also used to mean "committed"

Phases of Instruction Execution



Data-in-ROB

- ROB holds both tags and data
- Separate architectural register file



Unified Physical Register File

- Physical register file holds both committed and temporary values
- Only tags held in ROB



Q2: Renaming with Unified PRF

- On dispatch:
 - 1. Allocate new physical register for destination from free list
 - 2. Update decode-stage mapping
- On commit:
 - 1. Update architectural mapping
 - 2. Deallocate previous physical register for destination; re-add to free list

• On exception:

1. Repair decode-stage rename table by un-renaming in reverse order; walk through ROB entries from newest to oldest (MIPS R10k approach)

Instruction	Architectural Destination Register	Physical Destination Register	Freed Register	Initial Ma	ap Table	Fre Lis
ld x2, 0(x4)	x2	P2	P11	Architectural	Physical	
sw x2, 0(x3)	_	_	_	Register	Register	p4
				-		p1(
addi x4, x4, 0x4	x4	P4	P6	x1	p12	n7
addi x3, x3, 0x4	x3	P10	P5	x2	P11 P2 P7	
bne x4, x1, loop	-	-	-		P5, P10 -P0	0 a
ld x2, 0(x4)	x2	р7	P2			р9
sw x2, 0(x3)	_	_	_	- x4	P6, P4 P1	p8
addi x4, x4, 0x4	x4	p1	P4	x5	P3	p13
addi x3, x3, 0x4	x3	p0	P10			p14
bne x4, x1, loop	-	-	-	-		

Instruction	Architectural Destination Register	Physical Destination Register	Freed Register	Initial Map Table		Free List
ld x2, 0(x4)	x2	p2	p11	Architectural	Physical	p2
$sw x^2 \theta(x^3)$		· · ·		Register	Register	p4
5₩ X2; 0(X5)						p10
addi x4, x4, 0x4				x1	p12	n7
addi x3, x3, 0x4					P11 P 2	р <i>і</i>
					p1	
bne x4, x1, loop				x3	P5	p0
ld x2, 0(x4)						p9
				x4	P6	
sw x2, 0(x3)						p8
addi x4, x4, 0x4				x5	P3	p13
addi x3, x3, 0x4						p14
bne x4, x1, loop						$\widehat{\uparrow}$

Instruction	Instruction Architectural Physical Destination Destination	Physical	Freed	Initial Ma	Free List	
	Register	Register	Register	Architectural	Physical	p2
ld x2, 0(x4)	x2	p2	p11	Register	Register	p4
sw x2, 0(x3)	_	-	-	- 	p12	p10
addi x4, x4, 0x4	x4	p4	р6			p7
addi x3, x3, 0x4	x3	p10	p5	- x2	P11, P2, P7	p1
bne x4, x1, loop	_	-	-	x3	P5 , p10 , p0	p0
ld x2, 0(x4)	x2	р7	p2		P6, p4 , p1	p9
sw x2, 0(x3)		_	-			p8
addi x4, x4, 0x4	x4	p1	p4	- x5	р3	p13
addi x3, x3, 0x4	x3	p0	p10			p14
bne x4, x1, loop	-	-	_	-		$\widehat{\uparrow}$

Suppose the second load instruction caused an exception. Show the state of the map table and free list before jumping to the exception handler.



Instruction	Architectural Destination Register	Physical Destination Register	Freed Register	Initial Map Table		Free List
				Architectural	Physical	p2
ld x2, 0(x4)	x2	p2	p11	Register	Register	p4
sw x2, 0(x3)	-	-	-	×1	p12	p10
addi x4, x4, 0x4	x4	p4	p6			p7
addi x3, x3, 0x4	x3	p10	р5	x2	P11, P2, P7, P2	p1
bne x4, x1, loop	-	_	_	x3	P5 , p10 , p0, p10	p0
Ld x2, 0(x4)	* 2	p7	p2	x4	P6, p4 , p1, p4	p9
sw x2, 0(x3)		_	-			p8
addi x4, x4, 0x4	×4	p1	p4	x5	р3	p13
addi x3, x3, 0x4	x3	. pQ		1		p14
bne x4, x1, loop	-	-	-	1		$\widehat{\uparrow}$