# CS162 Operating Systems and Systems Programming Lecture 10

Synchronization 4: Readers/Writers Scheduling Intro: Pintos Concurrency, FCFS

> February 20st, 2024 Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu

#### Recall: Monitors and Condition Variables

- Monitor: a lock and zero or more condition variables for managing concurrent access to shared data
  - Use of Monitors is a programming paradigm
  - Some languages like Java provide monitors in the language
- Condition Variable: a queue of threads waiting for something inside a critical section
  - Key idea: allow sleeping inside critical section by atomically releasing lock at time we go to sleep
  - Contrast to semaphores: Can't wait inside critical section
- Operations:
  - Wait (&lock): Atomically release lock and go to sleep. Re-acquire lock later, before returning.
  - Signal (): Wake up one waiter, if any
  - Broadcast (): Wake up all waiters
- · Rule: Must hold lock when doing condition variable ops!

## Recall: Bounded Buffer, 3rd cut (coke machine)


```
Semaphore fullSlots = 0;
                                             // Initially, no coke
             Semaphore emptySlots = bufSize;
                                             // Initially, num empty slots
             Semaphore mutex = 1;
                                             // No one using machine
             Producer(item) {
                 semaP(&emṕtẏ̀Slots);
                                             // Wait until space
                  semaP(&mutex);
                                             // Wait until machine free
                  semaV(&mutex)
                                             // Tell consumers there is
                 semaV(&fullSlots);
                                                                            Critical sections
                                             // more coke
                                                                            using mutex
                                         fullSlots signals coke
                                                                            protect integrity
             Consumer() {
    semaP(&fullSlots);
                                                                            of the queue
                                             // Check if there's a coke
                  semaP(&mutex);
                                             // Wait until machine free
emptySlots 
                  item = Dequeue();
                  semaV(&mutex):
signals space
                 ]semaV(&emptySlots);
                                             // tell producer need more
                 return item:
2/20/24
                                  Kubiatowicz CS162 © UCB Spring 2024
                                                                                       Lec 10.2
```

# Recall: Bounded Buffer – 4<sup>rd</sup> cut (Monitors, pthread-like)

```
lock buf_lock = <initially unlocked>
condition producer_CV = <initially empty>
condition consumer CV = <initially empty>
Producer(item) {
  acquire(&buf_lock);
  while (buffer full) { cond wait(&producer CV, &buf lock); }
  enqueue(item);
  cond signal(&consumer CV)
                                    What does thread do
  release(&buf lock);
                                    when it is waiting?
                                      - Sleep, not busywait!
Consumer() {
  acquire(buf lock):
  while (buffer empty) { cond_wait(&consumer_CV, &buf_lock); }
  item = dequeue();
  cond signal(&producer CV);
  release(buf lock);
  return item
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.3 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.4

#### Readers/Writers Problem



- · Motivation: Consider a shared database
  - Two classes of users:
    - » Readers never modify database
    - » Writers read and modify database
  - Is using a single lock on the whole database sufficient?
    - » Like to have many readers at the same time
    - » Only one writer at a time

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

162 © UCB Spring 2024

## Basic Structure of *Mesa* Monitor Program

- Monitors represent the synchronization logic of the program
  - Wait if necessary
  - Signal when change something so any waiting threads can proceed
- · Basic structure of mesa monitor-based program:

```
lock
while (need to wait) {
    condvar.wait();
}
unlock

do something so no need to wait
lock
condvar.signal();
Check and/or update
    state variables
    Wait if necessary

Check and/or update
    state variables
unlock
```

Kubiatowicz CS162 © UCB Spring 2024 Lec 10.6

#### **Basic Readers/Writers Solution**

- · Correctness Constraints:
  - Readers can access database when no writers
  - Writers can access database when no readers or writers
  - Only one thread manipulates state variables at a time
- · Basic structure of a solution:

-Reader()

Wait until no writers Access data base Check out - wake up a waiting writer

-Writer()

Wait until no active readers or writers Access database Check out - wake up waiting readers or writer

- State variables (Protected by a lock called "lock"):
  - » int AR: Number of active readers: initially = 0
  - » int WR: Number of waiting readers; initially = 0
  - » int AW: Number of active writers; initially = 0
  - » int WW: Number of waiting writers; initially = 0
  - » Condition okToRead = NIL
  - » Condition okToWrite = NIL

#### 2/20/24

Lec 10.5

Rubiatowicz CO 102 @ COD Opinig 202

#### Code for a Reader

```
Reader() {
 // First check self into system
 acquire(&lock);
 while ((AW + WW) > 0) { // Is it safe to read?
    WR++;
                          // No. Writers exist
    cond wait(&okToRead,&lock);// Sleep on cond var
    WR--;
                          // No longer waiting
 AR++;
                          // Now we are active!
 release(&lock);
  // Perform actual read-only access
 AccessDatabase (ReadOnly);
  // Now, check out of system
 acquire(&lock);
 AR--:
                          // No longer active
 if (AR == 0 && WW > 0) // No other active readers
    cond signal(&okToWrite);// Wake up one writer
 release(&lock);
```

#### Code for a Writer

```
Writer() {
 // First check self into system
 acquire(&lock);
 while ((AW + AR) > 0) { // Is it safe to write?
                         // No. Active users exist
   cond wait(&okToWrite,&lock); // Sleep on cond var
                         // No longer waiting
 AW++;
                          // Now we are active!
 release(&lock);
 // Perform actual read/write access
 AccessDatabase (ReadWrite);
 // Now, check out of system
 acquire(&lock);
 AW--;
                          // No longer active
 if (WW > 0) {
                         // Give priority to writers
    cond signal (&okToWrite); // Wake up one writer
 } else if (WR > 0) { // Otherwise, wake reader
   cond broadcast(&okToRead); // Wake all readers
 release(&lock);
```

#### Simulation of Readers/Writers Solution

- Use an example to simulate the solution
- Consider the following sequence of operators:
   R1, R2, W1, R3
- Initially: AR = 0, WR = 0, AW = 0, WW = 0

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.9 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.10

#### Simulation of Readers/Writers Solution

- · R1 comes along (no waiting threads)
- AR = 0, WR = 0, AW = 0, WW = 0

```
Reader() {
    acquire(&lock)
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond_wait(&okToRead,&lock);// Sleep on cond var
        WR--;
    }
    AR++;
    release(&lock);

AccessDBase(ReadOnly);

acquire(&lock);
    AR--;
    if (AR == 0 && WW > 0)
        cond_signal(&okToWrite);
    release(&lock);
}
```

#### Simulation of Readers/Writers Solution

```
    R1 comes along (no waiting threads)
```

```
• AR = 0, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond wait(&okToRead,&lock);// Sleep on cond var
        WR--;
        // No longer waiting
}
AR++;
    release(&lock);

AccessDBase(ReadOnly);

acquire(&lock);
AR--;
    if (AR == 0 && WW > 0)
        cond signal(&okToWrite);
    release(&lock);
}
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.11 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.12

```
    R1 comes along (no waiting threads)
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
Reader() {
   acquire(&lock);
   // No longer waiting
     WR--:
  AR++;
                       // Now we are active!
   release(&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   AR--;
   if (AR == 0 \&\& WW > 0)
     cond signal (&okToWrite);
   release(&lock);
```

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.13

2/20/24

#### 2/20/24

#### Kubiatowicz CS162 © UCB Spring 2024

Lec 10 14

#### Simulation of Readers/Writers Solution

```
    R1 accessing dbase (no other threads)
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
   acquire (&lock);
   // No longer waiting
     WR--;
   AR++;
                         // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   AR--;
if (AR == 0 && WW > 0)
   cond signal(&okToWrite);
release(&lock);
```

#### Simulation of Readers/Writers Solution

```
    R2 comes along (R1 accessing dbase)
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
   acquire(&lock);
     while ((AW + WW) > 0) {
                         // No longer waiting
     WR--;
   AR++;
                         // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   AR--:
   if (AR == 0 \&\& WW > 0)
   cond signal(&okToWrite);
release(&lock);
```

Simulation of Readers/Writers Solution R1 comes along (no waiting threads)

```
    AR = 1, WR = 0, AW = 0, WW = 0

Reader() {
   acquire(&lock);
   AR++;
                        // Now we are active!
   release(&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   AR--;
   if (AR == 0 \&\& WW > 0)
     cond signal (&okToWrite);
   release(&lock);
```

Lec 10.16 Kubiatowicz CS162 © UCB Spring 2024

2/20/24

R2 comes along (R1 accessing dbase)

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

if (AR == 0 && WW > 0)

cond signal (&okToWrite);

acquire(&lock);

release(&lock);

AR--;

#### Lec 10.17

#### 2/20/24

#### Kubiatowicz CS162 © UCB Spring 2024

#### Simulation of Readers/Writers Solution

```
    R2 comes along (R1 accessing dbase)
```

• AR = 2, WR = 0, AW = 0, WW = 0

# WR--; // No longer waiting } AR++; // Now we are active!

## AccessDBase(ReadOnly);

```
acquire(&lock);
AR--;
if (AR == 0 && WW > 0)
   cond signal(&okToWrite);
release(&lock);
```

#### Simulation of Readers/Writers Solution

```
    R2 comes along (R1 accessing dbase)
```

```
• AR = 2, WR = 0, AW = 0, WW = 0

Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond_wait(&okToRead,&lock);// Sleep on cond var
        WR--;
    }

AR++;
    release(&lock);

AccessDBase(ReadOnly);

acquire(&lock);

AR--;
    if (AR == 0 && WW > 0)
        cond_signal(&okToWrite);
    release(&lock);
```

#### Simulation of Readers/Writers Solution

```
· R1 and R2 accessing dbase
```

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

Assume readers take a while to access database Situation: Locks released, only AR is non-zero

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.19 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Kubiatowicz CS162 © UCB Spring 2024

Lec 10.18

- · W1 comes along (R1 and R2 are still accessing dbase)
- AR = 2, WR = 0, AW = 0, WW = 0

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

Lec 10.21

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

#### Lec 10 22

#### Simulation of Readers/Writers Solution

- W1 comes along (R1 and R2 are still accessing dbase)
- AR = 2, WR = 0, AW = 0, WW = 1

#### Simulation of Readers/Writers Solution

- W1 comes along (R1 and R2 are still accessing dbase)
- AR = 2, WR = 0, AW = 0, WW = 0

#### Simulation of Readers/Writers Solution

- R3 comes along (R1 and R2 accessing dbase, W1 waiting)
- AR = 2, WR = 0, AW = 0, WW = 1

- R3 comes along (R1 and R2 accessing dbase, W1 waiting)
- AR = 2, WR = 0, AW = 0, WW = 1

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

Lec 10.25

2/20/24

Reader() {

AR++;

AR--;

acquire(&lock);

lock.release();

acquire(&lock);

release (&lock);

AccessDBase (ReadOnly);

if (AR == 0 && WW > 0)

cond signal (&okToWrite);

#### Kubiatowicz CS162 © UCB Spring 2024

Simulation of Readers/Writers Solution

AR = 2, WR = 1, AW = 0, WW = 1

R3 comes along (R1 and R2 accessing dbase, W1 waiting)

// No longer waiting

// Now we are active!

#### Lec 10 26

#### Simulation of Readers/Writers Solution

- R3 comes along (R1, R2 accessing dbase, W1 waiting)
- AR = 2, WR = 1, AW = 0, WW = 1

#### Simulation of Readers/Writers Solution

- R1 and R2 accessing dbase, W1 and R3 waiting
- AR = 2. WR = 1. AW = 0. WW = 1

W1 and R3 waiting on okToWrite and okToRead, respectively

Kubiatowicz CS162 © UCB Spring 2024

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.27

2/20/24

```
    R2 finishes (R1 accessing dbase, W1 and R3 waiting)
```

```
• AR = 2, WR = 1, AW = 0, WW = 1
Reader() {
   acquire(&lock);
   WR--;
                        // No longer waiting
   AR++;
                        // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
  acquire(&lock);
   if (AR == 0 \&\& WW > 0)
     cond signal (&okToWrite);
   release (&lock);
```

Kubiatowicz CS162 © UCB Spring 2024

#### Lec 10.29

#### 2/20/24

#### 2/20/24

#### Kubiatowicz CS162 © UCB Spring 2024

Simulation of Readers/Writers Solution

// Now we are active!

R2 finishes (R1 accessing dbase, W1 and R3 waiting)

AR = 1, WR = 1, AW = 0, WW = 1

Reader() {

AR++;

acquire(&lock);

release (&lock);

acquire(&lock); if (AR == 0 && WW > 0)

release(&lock);

AccessDBase (ReadOnly);

cond signal(&okToWrite);

#### Simulation of Readers/Writers Solution

```
    R2 finishes (R1 accessing dbase, W1 and R3 waiting)
```

• AR = 1, WR = 1, AW = 0, WW = 1

cond signal(&okToWrite);
release(&lock);

```
Reader() {
   acquire (&lock);
  // No longer waiting
    WR--;
   AR++;
                      // Now we are active!
   release (&lock);
  AccessDBase (ReadOnly);
   acquire(&lock);
  if (AR == 0 && WW > 0)
```

#### Simulation of Readers/Writers Solution

```
    R2 finishes (R1 accessing dbase, W1 and R3 waiting)
```

```
• AR = 1, WR = 1, AW = 0, WW = 1
```

```
Reader() {
   acquire(&lock);
   // No longer waiting
   AR++;
                         // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   AR--:
   if (AR == 0 \&\& WW > 0)
   cond signal(&okToWrite);
release(&lock);
```

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.31

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.32

```
    R1 finishes (W1 and R3 waiting)

 • AR = 1, WR = 1, AW = 0, WW = 1
Reader() {
   acquire(&lock);
   WR--;
                         // No longer waiting
   AR++;
                         // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   if (AR == 0 \&\& WW > 0)
     cond signal (&okToWrite);
   release (&lock);
```

Kubiatowicz CS162 © UCB Spring 2024

2/20/24

#### 2/20/24

#### Lec 10.33

#### Kubiatowicz CS162 © UCB Spring 2024

#### Simulation of Readers/Writers Solution

```
• AR = 0, WR = 1, AW = 0, WW = 1
Reader() {
  acquire (&lock);
  // No longer waiting
    WR--;
  AR++;
                    // Now we are active!
  release (&lock);
```

```
AccessDBase (ReadOnly);
```

R1 finishes (W1, R3 waiting)

```
acquire(&lock);
AR^{-};
if (AR == 0 && WW > 0)
cond signal(&okToWrite);
release(&lock);
```

#### Simulation of Readers/Writers Solution

```
    R1 finishes (W1, R3 waiting)

    AR = 0, WR = 1, AW = 0, WW = 1

Reader() {
   acquire(&lock);
   AR++;
                         // Now we are active!
   release (&lock);
   AccessDBase (ReadOnly);
   acquire(&lock);
   if (AR == 0 && WW > 0)
     cond signal (&okToWrite);
   release(&lock);
```

#### Simulation of Readers/Writers Solution

Lec 10 34

```
    R1 signals a writer (W1 and R3 waiting)
```

• AR = 0, WR = 1, AW = 0, WW = 1

```
Reader() {
  acquire(&lock);
  // No longer waiting
  AR++;
                  // Now we are active!
  release (&lock);
```

```
AccessDBase (ReadOnly);
acquire(&lock);
```

```
if (AR == 0 \&\& WW > 0)
release(&lock);
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.35 2/20/24 Lec 10.36 Kubiatowicz CS162 © UCB Spring 2024

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

#### Lec 10.37

2/20/24

#### Kubiatowicz CS162 © UCB Spring 2024

Simulation of Readers/Writers Solution

W1 gets signal (R3 still waiting)

Writer() {
 acquire(&lock);

release (&lock);

acquire(&lock);

release(&lock);

AccessDBase (ReadWrite);

acquire(&lock); AW--; if (WW > 0) { cond signal(&okToWrite); } else if (WR > 0) { cond\_broadcast(&okToRead);

AW++;

AR = 0, WR = 1, AW = 0, WW = 0

Lec 10.38

#### Simulation of Readers/Writers Solution

```
Simulation of Readers/Writers Solution
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.39 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.40

```
• W1 finishes (R3 still waiting)
• AR = 0, WR = 1, AW = 1, WW = 0

Writer() {
    acquire(&lock);
    while ((AW + AR) > 0) { // Is it safe to write?
        WW++;
        cond wait(&okToWrite,&lock);// Sleep on cond var
        WW--;
    }
    AW++;
    release(&lock);

AccessDBase(ReadWrite);

acquire(&lock);
AccessDBase(ReadWrite);

acquire(&lock);
    Aw--;
    if (WW > 0) {
        cond signal(&okToWrite);
    } else=if (WR > 0) {
        cond_broadcast(&okToRead);
    }
    release(&lock);
}
```

Kubiatowicz CS162 © UCB Spring 2024

2/20/24

```
• W1 finishes (R3 still waiting)
• AR = 0, WR = 1, AW = 0, WW = 0

Writer() {
    acquire(&lock);
    while ((AW + AR) > 0) { // Is it safe to write?
        WW++;
        cond wait(&okToWrite,&lock);// Sleep on cond var
        WW--;
    }
    AW++;
    release(&lock);

AccessDBase(ReadWrite);

acquire(&lock);
    AccessDBase(ReadWrite);

acquire(&lock);
    AW--;
    if (WW > 0) {
        cond signal(&okToWrite);
    } else-if (WR > 0) {
        cond_broadcast(&okToRead);
    }
    release(&lock);
}
```

Simulation of Readers/Writers Solution

#### Simulation of Readers/Writers Solution

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.42

#### Simulation of Readers/Writers Solution

```
• W1 signaling readers (R3 still waiting)
• AR = 0, WR = 1, AW = 0, WW = 0

Writer() {
    acquire(&lock);
    while ((AW + AR) > 0) { // Is it safe to write?
        WW++;
        cond wait(&okToWrite,&lock);// Sleep on cond var
        WW--7
     }
    AW++;
    release(&lock);

AccessDBase(ReadWrite);

acquire(&lock);
    Aw--;
    if (WW > 0) {
        cond signal(&okToWrite);
    } else if (WR > 0) {
        cond broadcast(&okToRead);
    }
    release(&lock);
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.43 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.44

Lec 10.41

2/20/24

```
· R3 gets signal (no waiting threads)
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

Lec 10.45

#### 2/20/24

# Simulation of Readers/Writers Solution

```
    R3 gets signal (no waiting threads)
```

if (AR == 0 && WW > 0)

release(&lock);

cond signal (&okToWrite);

```
• AR = 0, WR = 0, AW = 0, WW = 0

Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond wait(&okToRead, &lock);// Sleep on cond var
        WR--;
    }
    AR++;
    release(&lock);

AccessDBase(ReadOnly);
    acquire(&lock);

AR--;
```

#### Simulation of Readers/Writers Solution

```
    R3 accessing dbase (no waiting threads)
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

#### Simulation of Readers/Writers Solution

Kubiatowicz CS162 © UCB Spring 2024

Lec 10 46

```
    R3 finishes (no waiting threads)
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond wait(&okToRead,&lock);// Sleep on cond var
        WR--;
    }
    AR++;
    release(&lock);

AccessDBase(ReadOnly);

acquire(&lock);

AccessDBase(ReadOnly);

if (AR == 0 && WW > 0)
    cond signal(&okToWrite);
    release(&lock);

release(&lock);
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.47 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.48

```
• R3 finishes (no waiting threads)
```

```
• AR = 0, WR = 0, AW = 0, WW = 0

Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
        WR++;
        cond wait(&okToRead,&lock);// Sleep on cond var
        WR--;
        // No longer waiting
}

AR++;
        // Now we are active!

AccessDBase(ReadOnly);

acquire(&lock);

AR--;
    if (AR == 0 && WW > 0)
        cond signal(&okToWrite);

release(&lock);
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

#### Questions

What if we erase the condition check in Reader exit?

```
AR--; // No longer active

if (AR == 0 && WW > 0) // No other active readers

cond signal(&okToWrite);// Wake up one writer
```

Further, what if we turn the signal() into broadcast()

```
AR--; // No longer active cond broadcast(&okToWrite); // Wake up sleepers
```

- Finally, what if we use only one condition variable (call it "okContinue") instead of two separate ones?
  - Both readers and writers sleep on this variable
  - Must use broadcast() instead of signal()

#### Administrivia

- Still grading Midterm 1 (Sorry)
  - Finishing soon!
  - Solutions also will be up soon.
- Homework #2 due Thursday, 2/22
- · Homework #3: Released on Friday 2/23
  - Option to do this in Rust!
  - Rust crash course on Monday 2/26
- · Professor Kubi's office hours changed:
  - Monday (1:00-2:00PM), Thursday (3:00-4:00PM)
  - 673 Soda Hall
- FYI: Next Midterm on 3/14
  - PI Day!

Kubiatowicz CS162 © UCB Spring 2024

## Use of Single CV: okContinue

```
Reader() {
    // check into system
                                                       Writer() {
    // check into system
      acquire(&lock);
while ((AW + WW) > 0) {
                                                             acquire(&lock);
while ((AW + AR) > 0) {
         cond wait(&okContinue,&lock);
                                                                 cond wait(&okContinue,&lock);
          WR - - ;
      ÁR++;
                                                             ÁW++;
      release(&lock);
                                                             release(&lock);
      // read-only access
AccessDbase(ReadOnly);
                                                             // read/write access
AccessDbase(ReadWrite);
      // check out of system
                                                             // check out of system
      acquire(&lock);
                                                             acquire(&lock);
     AR--;
if (AR == 0 && WW > 0)
                                                             AW--;
if (WW > 0){
                                                               T (ww > 0){
  cond signal(&okContinue);
  else lf (WR > 0) {
   cond_broadcast(&okContinue);
}
          cond signal(&okContinue);
      release(&lock);
                                                             release(&lock):
```

What if we turn okToWrite and okToRead into okContinue (i.e. use only one condition variable instead of two)?

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

2/20/24

Lec 10.51

Lec 10.49

2/20/24

Lec 10.52

#### Use of Single CV: okContinue

```
Reader() {
    // check into system
    acquire(&lock);
    while ((AW + WW) > 0) {
                                                   Writer() {
    // check into system
    acquire(&lock);
    while ((AW + AR) > 0) {
         cond wait(&okContinue,&lock);
                                                            cond wait(&okContinue,&lock);
      ÁR++;
                                                         ÁW++;
      releáse(&lock):
                                                         release(&lock):
      // read-only access
                                                         // read/write access
      AccessDbase(ReadOnly);
                                                         AccessDbase(ReadWrite);
                                                         // check out of system
      // check out of system
      acquire(&lock);
                                                         acquire(&lock);
                                                         AW---
                                                         if (WW > 0){
      if (AR == 0 &\& WW > 0)
         cond_signal(&okContinue);
                                                            cond_signal(&okContinue);
      release(&lock);
                                                            else if (WR > 0) {
  cond broadcast(&okContinue);
            Consider this scenario:
             · R1 arrives

    W1, R2 arrive while R1 still reading → W1 and R2 wait for R1 to finish
```

```
Reader() {
    // check into system
                                                 Writer() {
    // check into system
     acquire(&lock);
while ((AW + WW) > 0) {
                                                      acquire(&lock);
while ((AW + AR) > 0) {
         cond wait(&okContinue,&lock);
                                                         cond wait(&okContinue,&lock);
        WR--;
                                                      WW--;
                                                      ÁW++:
     ÁR++:
     release(&lock);
                                                      releáse(&lock);
     // read-only access
AccessDbase(ReadOnly);
                                                      // read/write access
                                                      AccessDbase(ReadWrite);
     // check out of system
                                                      // check out of system
     acquire(&lock);
                                                      acquire(&lock);
                                                     AW--;
if (WW > 0 || WR > 0){
    cond_broadcast(&okContinue);
     AR--;
     if (AR == 0 && WW > 0)
        cond broadcast(&okContinue);
     release(&lock);
                                                      release(&lock);
                          Need to change to
                                                                             Must broadcast ()
                           broadcast()!
                                                                              to sort things out!
```

Use of Single CV: okContinue

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10 54

#### Can we construct Monitors from Semaphores?

- Can we implement condition variables this way? Wait(Semaphore \*thesema) { semaP(thesema); }

```
release(thelock);
   semaP(thesema);
   acquire(thelock);
Śignal(Semaphore *thesema) {
 semaV(thesema);
```

## Construction of Monitors from Semaphores (con't)

- Problem with previous try:
  - P and V are commutative result is the same no matter what order they occur
  - Condition variables are NOT commutative
- · Does this fix the problem?

```
Wait(Lock *thelock, Semaphore *thesema) {
   release(thelock);
   semaP(thesema);
   acquire(thelock);
Śignal(Semaphore *thesema) {
   if semaphore queue is not empty
      semaV(thesema);
```

- Not legal to look at contents of semaphore queue
- There is a race condition signaler can slip in after lock release and before waiter executes semaphore.P()
- It is actually possible to do this correctly
  - Complex solution for Hoare scheduling in book
  - Can you come up with simpler Mesa-scheduled solution?

Locking aspect is easy: Just use a mutex

Assume R1's signal is delivered to R2 (not W1)

Signal(Semaphore \*thesema) { semaV(thesema); }

Does this work better?

2/20/24

```
Wait(Lock *thelock, Semaphore *thesema) {
```

2/20/24 Lec 10.55 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.56 Kubiatowicz CS162 © UCB Spring 2024

#### C-Language Support for Synchronization

- · C language: Pretty straightforward synchronization
  - Just make sure you know all the code paths out of a critical section

```
int Rtn() {
    acquire(&lock);
                                                        Proc A
    if (exception) {
                                                        Proc B
       release(&lock);
                                                      Calls setjmp
       return errReturnCode;
                                                        Proc C
                                                     acquire(&lock)
    release(&lock);
                                                       Proc D
    return OK:
                                                        Proc E
- Watch out for setimp/longimp!
                                                     Calls longimp
```

- » Can cause a non-local jump out of procedure
- » In example, procedure E calls longjmp, poping stack back to procedure B
- » If Procedure C had lock.acquire, problem!

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

Lec 10.57

2/20/24

ğ

gro

Kubiatowicz CS162 © UCB Spring 2024

## Concurrency and Synchronization in C

```
• Harder with more locks
void Rtn() {
    lock1.acquire();
    if (error) {
        lock2.acquire();
    ...
    if (error) {
        lock2.release()
        lock1.release();
        return;
    }
    ...
    lock2.release();
    lock1.release();
    return;
}
```

```
• Is goto a solution???
void Rtn() {
  lock1.acquire();
  if (error) {
    goto release_lock1_and_return;
  }
  ...
  lock2.acquire();
  ...
  if (error) {
    goto release_both_and_return;
  }
  ...
release_both_and_return:
  lock2.release();
release_lock1_and_return:
  lock1.release();
}
```

Lec 10.58

#### C++ Language Support for Synchronization

- · Languages with exceptions like C++
  - Languages that support exceptions are problematic (easy to make a non-local exit without releasing lock)
  - Consider:

```
void Rtn() {
    lock.acquire();
    ...
    DoFoo();
    ...
    lock.release();
}
void DoFoo() {
    ...
    if (exception) throw errException;
    ...
}
```

- Notice that an exception in DoFoo() will exit without releasing the lock!

## C++ Language Support for Synchronization (con't)

· Must catch all exceptions in critical sections

```
- Catch exceptions, release lock, and re-throw exception:
```

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.59 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.60

#### Much better: C++ Lock Guards

```
#include <mutex>
int global_i = 0;
std::mutex global_mutex;

void safe_increment() {
   std::lock_guard<std::mutex> lock(global_mutex);
   ...
   global_i++;
   // Mutex released when 'lock' goes out of scope
}
```

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.61

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.62

# 2/20/24

#### Java synchronized Keyword

- · Every Java object has an associated lock:
  - Lock is acquired on entry and released on exit from a synchronized method
  - Lock is properly released if exception occurs inside a synchronized method
  - Mutex execution of synchronized methods (beware deadlock)

```
class Account {
  private int balance;

// object constructor
  public Account (int initialBalance) {
    balance = initialBalance;
  }
  public synchronized int getBalance() {
    return balance;
  }
  public synchronized void deposit(int amount) {
    balance += amount;
  }
}
```

#### Python with Keyword

 More versatile than we show here (can be used to close files, database connections, etc.)

```
lock = threading.Lock()
...
with lock: # Automatically calls acquire()
   some_var += 1
   ...
# release() called however we leave block
```

## Java Support for Monitors

- Along with a lock, every object has a single condition variable associated with it
- To wait inside a synchronized method:
  - void wait();
     void wait(long timeout);
- · To signal while in a synchronized method:
  - void notify();
  - void notifyAll();

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.63 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.64 Lec 10.63

#### **Goal for Today**

```
if ( readyThreads(TCBs) ) {
    nextTCB = selectThread(TCBs);
    run( nextTCB );
} else {
    run_idle_thread();
}
```


- · Discussion of Scheduling:
  - Which thread should run on the CPU next?
- · Scheduling goals, policies
- · Look at a number of different schedulers

#### Recall: Stacks for Yield with Multiple Threads

• Consider the following code blocks:

```
proc A() {
    B();
}
proc B() {
    while(TRUE) {
        yield();
    }
}
```

- Suppose we have 2 threads:
  - Threads S and T
  - Assume that both have been running for a while



Thread T's switch returns to Thread S

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

2/20/24

Lec 10.65


Kubiatowicz CS162 © UCB Spring 2024

Lec 10.66

#### Hardware context switch support in x86


- Syscall/Intr (U → K)
  - PL 3 → 0:
  - TSS ← EFLAGS, CS:EIP;
  - SS:ESP ← k-thread stack (TSS PL 0);
  - push (old) SS:ESP onto (new) k-stack
  - push (old) EFLAGS, CS:EIP, <err>
  - CS:EIP ← <k target handler>
- Then
  - Handler saves other regs, etc
  - Does all its works, possibly choosing other threads, changing PTBR (CR3)
  - kernel thread has set up user GPRs
- iret (K → U)
  - PL 0 → 3;
  - EFLAGS, CS:EIP ← popped off k-stack
  - SS:ESP ← popped off k-stack

pg 2,942 of 4,922 of x86 reference manual




Pintos: tss.c. intr-stubs.S

## Pintos: Kernel Crossing on Syscall or Interrupt




2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.67 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.68

## Pintos: Context Switch - Scheduling




## MT Kernel single Thread Process ala Pintos/x86



• Each user process/thread associated with a kernel thread, described by a 4KB page object containing TCB and kernel stack for the kernel thread

Kubiatowicz CS162 © UCB Spring 2024

# Running User Code with Kernel stack waiting




• x86 CPU holds interrupt SP in register

2/20/24

During user thread execution, associated kernel thread is "standing by"

# In Kernel Thread: No User Component




- · Kernel threads execute with small stack in thread structure
- · Pure kernel threads have no corresponding user-mode thread

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.71 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.72

Lec 10.69

2/20/24

## User → Kernel (interrupts, syscalls)




· Mechanism vectors through "interrupt vector"

2/20/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.73


#### Kernel → User



· Interrupt return (iret) restores user stack, IP, and PL


2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.74

# User → Kernel via "interrupt vector" (interrupts & traps)




- Interrupts (timer) or trap (syscall, page fault) transfers through interrupt vector (IDT)
  - Each slot for different exception type

#### Pintos Interrupt Processing for Timer (0x20)



2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.75 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.76


#### Switch to Kernel Stack for Thread



· Information required to restart thread stored on kernel stack


2/20/24

 Switching becomes simple to different kernel stack and restoring Kubiatowicz CS162 © UCB Spring 2024 Pintos Interrupt Processing for Timer (0x20)



2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.78

## Pintos Interrupt Processing for Timer (0x20)




#### Timer may trigger thread switch

- · thread tick
  - Updates thread counters
  - If quanta exhausted, sets yield flag
- thread yield
  - On path to rtn from interrupt
  - Sets current thread back to READY
  - Pushes it back on ready list
  - Calls schedule to select next thread to run upon iret
- Schedule
  - Selects next thread to run
  - Calls switch\_threads to change regs to point to stack for thread to resume
  - Sets its status to RUNNING
  - If user thread, activates the process
  - Returns back to intr handler

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.79 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.80

#### Thread Switch (switch.S)




 switch\_threads: save regs on current small stack, change SP, return from destination threads call to switch\_threads

2/20/24

Kubiatowicz CS162 © UCB Spring 2024


Lec 10.81 2/20/24

#### Pintos Return from Processing for Timer (0x20)



Kubiatowicz CS162 © UCB Spring 2024 Lec 10.82

#### Kernel → Different User Thread



• iret restores user stack and priority level (PL)

# Famous Quote WRT Scheduling: Dennis Richie

```
Dennis Richie,
Unix V6, slp.c:

2230

* If the new process paused because it was
2231

* suapped out, set the stack level to the last call
2233

* to sayu(u.ssay). This means that the return
2234

* which is executed immediately after the call to aretu
2235

* actually returns from the last routine which did
2236

* the savu.
2239

* You are not expected to understand this.
```

"If the new process paused because it was swapped out, set the stack level to the last call to savu(u\_ssav). This means that the return which is executed immediately after the call to aretu actually returns from the last routine which did the savu."


"You are not expected to understand this."

Source: Dennis Ritchie, Unix V6 slp.c (context-switching code) as per The Unix Heritage Society(tuhs.org); gif by Eddie Koehler.

Included by Ali R. Butt in CS3204 from Virginia Tech

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.83 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.84

## Recall: Scheduling



- Question: How is the OS to decide which of several tasks to take off a gueue?
- Scheduling: deciding which threads are given access to resources from moment to moment
  - Often, we think in terms of CPU time, but could also think about access to resources like network BW or disk access

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.85 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.86

## **Scheduling Assumptions**


- CPU scheduling big area of research in early 70's
- · Many implicit assumptions for CPU scheduling:
  - One program per user
  - One thread per program
  - Programs are independent
- Clearly, these are unrealistic but they simplify the problem so it can be solved
  - For instance: is "fair" about fairness among users or programs?
    - » If I run one compilation job and you run five, you get five times as much CPU on many operating systems
- The high-level goal: Dole out CPU time to optimize some desired parameters of system



#### Scheduling: All About Queues



#### **Assumption: CPU Bursts**



- Execution model: programs alternate between bursts of CPU and I/O
  - Program typically uses the CPU for some period of time, then does I/O, then uses CPU again
  - Each scheduling decision is about which job to give to the CPU for use by its next CPU burst
  - With timeslicing, thread may be forced to give up CPU before finishing current CPU burst

2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.87 2/20/24 Kubiatowicz CS162 © UCB Spring 2024 Lec 10.88

## Scheduling Policy Goals/Criteria

- Minimize Response Time
  - Minimize elapsed time to do an operation (or job)
  - Response time is what the user sees:
    - » Time to echo a keystroke in editor
    - » Time to compile a program
    - » Real-time Tasks: Must meet deadlines imposed by World
- Maximize Throughput
  - Maximize operations (or jobs) per second
  - Throughput related to response time, but not identical:
    - » Minimizing response time will lead to more context switching than if you only maximized throughput
  - Two parts to maximizing throughput
    - » Minimize overhead (for example, context-switching)
    - » Efficient use of resources (CPU, disk, memory, etc)
- Fairness

2/20/24

- Share CPU among users in some equitable way
- Fairness is not minimizing average response time:
  - » Better average response time by making system less fair

Kubiatowicz CS162 © UCB Spring 2024

Lec 10.89

## First-Come, First-Served (FCFS) Scheduling

- First-Come, First-Served (FCFS)
  - Also "First In. First Out" (FIFO) or "Run until done"
    - » In early systems, FCFS meant one program scheduled until done (including I/O)
    - » Now, means keep CPU until thread blocks

Example:

2/20/24

P<sub>1</sub> P<sub>2</sub> P<sub>3</sub>

**Burst Time** 24 3


- Suppose processes arrive in the order:  $P_1$ ,  $P_2$ ,  $P_3$ The Ganti Chart for the schedule is:



- Waiting time for  $P_1 = 0$ ;  $P_2 = 24$ ;  $P_3 = 27$
- Average waiting time: (0 + 24 + 27)/3 = 17
- Average Completion time: (24 + 27 + 30)/3 = 27
- Convoy effect: short process stuck behind long process

Kubiatowicz CS162 © UCB Spring 2024 Lec 10.90

#### Convoy effect



 With FCFS non-preemptive scheduling, convoys of small tasks tend to build up when a large one is running.

## FCFS Scheduling (Cont.)

- Example continued:
  - Suppose that processes arrive in order: P2, P3, P1 Now, the Gantt chart for the schedule is:



- Waiting time for P1 = 6; P2 = 0; P3 = 3
- Average waiting time: (6 + 0 + 3)/3 = 3
- Average Completion time: (3 + 6 + 30)/3 = 13
- · In second case:
  - Average waiting time is much better (before it was 17)
  - Average completion time is better (before it was 27)
- · FIFO Pros and Cons:
  - Simple (+)
  - Short jobs get stuck behind long ones (-)
    - » Safeway: Getting milk, always stuck behind cart full of items! Upside: get to read about Space Aliens!

#### Conclusion

- Monitors: A lock plus one or more condition variables
  - Always acquire lock before accessing shared data
  - Use condition variables to wait inside critical section
  - » Three Operations: Wait(), Signal(), and Broadcast()
- Monitors represent the logic of the program
  - Wait if necessary
  - Signal when change something so any waiting threads can proceed
- Readers/Writers Monitor example
  - Shows how monitors allow sophisticated controlled entry to protected code
  - Mesa scheduling allows a more relaxed checking of wait conditions
- Monitors supported natively in a number of languages

- Monitors supported natively in a number of languages
   Scheduling Goals:

   Minimize Response Time (e.g. for human interaction)
   Maximize Throughput (e.g. for large computations)
   Fairness (e.g. Proper Sharing of Resources)
   Predictability (e.g. Hard/Soft Realtime)

   Round-Robin Scheduling:

   Give each thread a small amount of CPU time when it executes; cycle between all ready threads
   Pros: Better for short jobs

2/20/24 Kubiatowicz CS162 © UCB Spring 2024

