

Logistics

• Work on your project!

 Midterm project report is 1 slide uploaded on Gradescope.

• No lab this week



Lecture 10: Global Routing

ECE201A

Some notes adopted from Andrew B. Kahng Lei He Igor Markov Mani Srivastava Mohammad Tehranipoor



Introduction





Introduction: General Routing Problem

Netlist: $N_1 = \{C_4, D_6, B_3\}$ $N_2 = \{D_4, B_4, C_1, A_4\}$ $N_3 = \{C_2, D_5\}$ $N_4 = \{B_1, A_1, C_3\}$

Technology Information (Design Rules)



Introduction: General Routing Problem

Netlist:

 $N_{1} = \{C_{4}, D_{6}, B_{3}\}$ $N_{2} = \{D_{4}, B_{4}, C_{1}, A_{4}\}$ $N_{3} = \{C_{2}, D_{5}\}$ $N_{4} = \{B_{1}, A_{1}, C_{3}\}$

Technology Information (Design Rules)





Taxonomy of Routing





Global Routing Introduction

- Wire segments are tentatively assigned (embedded) within the chip layout
 - determine whether a given placement is routable, and
 - determine a coarse routing for all nets within available routing regions
- Chip area is represented by a coarse routing grid
- Available routing resources are represented by edges with capacities in a grid graph
 - Nets are assigned to these routing resources
- Considers goals such as
 - minimizing total wirelength, and
 - reducing signal delays on critical nets



Global vs. Detailed

Global Routing

Detailed Routing





_ Horizontal Vertical Segment Segment

Puneet Gupta (puneet@ee.ucla.edu)

Via

Global vs. Detail













10

Puneet Gupta (puneeuwee.učia.euu)

Before we move on..







Before we move on..





Terminology and Definitions

- Routing Track: Horizontal wiring path
- Routing Column: Vertical wiring path
- Routing Region: Region that contains routing tracks or columns
- Uniform Routing Region: Evenly spaced horizontal/vertical grid
- Non-uniform Routing Region: Horizontal and vertical boundaries that are aligned to external pin connections or macro-cell boundaries resulting in routing regions that have differing sizes



Routing Channel

Rectangular routing region with pins on two opposite sides





Routing Capacity

Number of available routing tracks or columns

- For single-layer routing, the capacity is the height *h* of the channel divided by the pitch d_{pitch} $\sigma(Layers) = \sum_{layer \in Layers} \left| \frac{h}{d_{pitch} (layer)} \right|$
- For multilayer routing, the capacity σ is the sum of the capacities of all layers.







Switchbox



Horizontal channel is routed after vertical channel is routed



Gcells (tiles) with Macros





Gcells (Tiles) with standard cells



Gcells (Tiles) with standard cells UCLA (back-to-back)





Routing Contexts

Full-custom design

Layout is dominated by macro cells and routing regions are non-uniform





Types of channels

Gate-array design

Cell sizes and sizes of routing regions between cells are fixed





Cell Routing Context

Standard-cell design

If number of metal layers is limited, feedthrough cells must be used to route across multiple cell rows





Representations of Routing Regions

- Routing regions are represented using efficient data structures
- Routing context is captured using a graph, where
 - nodes represent routing regions and
 - edges represent adjoining regions
- Capacities are associated with both edges and nodes

to represent available routing resources



Grid Graph Model



ggrid = (*V*,*E*), where the nodes $v \in V$ represent the routing grid cells (*gcells*) and the edges represent connections of grid cell pairs (v_i , v_i)



(a) real circuit with G-cells



(b) grid graph for routing



Channel connectivity graph



G = (V, E), where the nodes $v \in V$ represent channels, and the edges *E* represent adjacencies of the channels



Switchbox connectivity graph



G = (V, E), where the nodes $v \in V$ represent switchboxes and an edge exists between two nodes if the corresponding switchboxes are on opposite sides of the same channel



5 min break

Global Routing Approaches



- Sequential approaches: one net at a time
 - Sensitive to ordering
 - Usually sequenced by
 - Criticality
 - Length (is it obvious whether longer first, or shorter first?)
 - Number of terminals
 - Two-terminal algorithms
 - Maze routing algorithms
 - Line probing
 - Graph shortest-path based algorithms
 - Multi-terminal algorithms
 - Steiner tree algorithms + decomposition into a sequence of subtree-tosubtree connections
- Concurrent approaches: simultaneously all nets
 - Computationally hard
 - Hierarchical methods used



Rectilinear Routing



Rectilinear minimum spanning tree (RMST)

Rectilinear Steiner minimum tree (RSMT)

•An RMST can be computed in $O(p^2)$ time, where *p* is the number of terminals in the net using methods such as Prim's Algorithm

•Prim's Algorithm builds an MST by starting with a single terminal and greedily adding least-cost edges to the partially-constructed tree



Rectilinear Routing

Characteristics of an RSMT

- An RSMT for a *p*-pin net has between 0 and *p* 2 (inclusive)
 Steiner points
- The degree of any terminal pin is 1, 2, 3, or 4 The degree of a Steiner point is either 3 or 4
- A RSMT is always enclosed in the minimum bounding box (MBB) of the net
- The total edge length L_{RSMT} of the RSMT is at least half the perimeter of the minimum bounding box of the net: $L_{RSMT} >= L_{MBB} / 2$
- Remember RSMT problem is NP Complete



Rectilinear Routing

Transforming an initial RMST into a low-cost RSMT



Construct *L*-shapes between points with (most) overlap of net segments

Final tree (RSMT)



Hanan grid

- Adding Steiner points to an RMST can significantly reduce the wirelength
- Maurice Hanan proved that for finding Steiner points, it suffices to consider only points located at the intersections of vertical and horizontal lines that pass through terminal pins
- The Hanan grid consists of the lines $x = x_p$, $y = y_p$ that pass through the location (x_p, y_p) of each terminal pin p
- The Hanan grid contains at most (n²-n) candidate Steiner points (n = number of pins), thereby greatly reducing the solution space for finding an RSMT









Example GR Flow



Definining routing regions

Pin connections

Pins assigned to grid cells



Example GR Flow



A Sequential Steiner Tree Heuristic

- 1. Find the closest (in terms of rectilinear distance) pin pair, construct their minimum bounding box (MBB)
- 2. Find the closest point pair (p_{MBB}, p_C) between any point p_{MBB} on the MBB and p_C from the set of pins to consider
- 3. Construct the MBB of p_{MBB} and p_C
- 4. Add the *L*-shape that p_{MBB} lies on to *T* (deleting the other *L*-shape). If p_{MBB} is a pin, then add any *L*-shape of the MBB to *T*.
- 5. Goto step 2 until the set of pins to consider is empty

Resembles Prim's algorithm for MST

































































1		8	17	2	21	23	
2	9		18				
3	1	0	19			24	
4	111	2					
5	131	415	20	2	22	25	
6						26	
7	16					27	



Global Routing in a Connectivity Graph

- Combines switchboxes and channels, handles non-rectangular block shapes
- Suitable for full-custom design and multi-chip modules



Routing regions





Basic Algorithm Overview

- 1. Define routing regions
- 2. Define connectivity graph
- 3. Determine net ordering
- 4. Consider each net
 - a) Free corresponding tracks for net's pins
 - b) Decompose net into two-pin subnets
 - c) Find shortest path for subnet connectivity graph
 - d) Update routing capacities
- 5. If there are unrouted nets, goto Step 4, otherwise END









