

ECE M216A

Lecture 20

Future SoCs




Prof. Dejan Marković

UCLA ECE Department

dejan@ucla.edu

Evolving Standards Demand *Flexibility and Efficiency*



Benefits: lower development cost and shorter time-to-market



- SoC/ASIC revision at each iteration is \$\$\$ (~\$106M in 16nm CMOS)
- Long design cycles (>1 year)^[3] with increasing design complexity


SoC (CPU + ASIC blocks) Today: The Apple Approach

Increasing “dark silicon” area (A12: ~45%, A15: ~55%), <10% chip is active




Apple A12 die photo

PoC for Embedded FPGA (Seeded Flex Logix, Inc.)




2014 ISSCC Lewis Winner Award for Outstanding Paper

Efficiency *and* Flexibility in Communications DSP



Space-Time Quadrants of Architecture “X”



Processors

Session Chair: Hugh Mair, Mediatek, Fairview, TX

Session Co-Chair: Shidhartha Das, ARM, Cambridge, United Kingdom

8:30 AM

2.1 Ponte Vecchio: A Multi-Tile 3D Stacked Processor for Exascale Computing

W. Gomes¹, A. Koker², P. Stover³, D. Ingerly¹, S. Siers², S. Venkataraman⁴, C. Pelto¹, T. Shah², A. Rao², F. O'Mahony¹, E. Karl¹, L. Cheney², I. Rajwanji², H. Jain⁴, R. Cortez², A. Chandrasekhar⁴, B. Kanthi⁴, R. Kodur⁵, ¹Intel, Portland, OR; ²Intel, Folsom, CA; ³Intel, Chandler, AZ; ⁴Intel, Bengaluru, India
⁵Intel, Austin, TX; ⁶Intel, Santa Clara, CA

8:40 AM

2.2 Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor

N. Nassif¹, A. O. Munch¹, C. L. Molnar¹, G. Pasdas², S. V. Iyer², Z. Yang¹, O. Mendoza¹, M. Huddart¹, S. Venkataraman³, R. Marom⁴, A. M. Kern¹, B. Bowhill¹, D. R. Mulvihill¹, S. Nimmagadda³, V. Kalidindi¹, J. Krause¹, M. M. Haq¹, R. Sharma¹, K. Duda⁵, ¹Intel, Hudson, MA; ²Intel, Santa Clara, CA
³Intel, Bangalore, India; ⁴Intel, Haifa, Israel; ⁵Intel, Fort Collins, CO

8:50 AM

2.3 IBM Telum: A 16-Core 5+ GHz DCM

O. Geva¹, C. Berry¹, R. Sonnelitter¹, D. Wolpert¹, A. Collura¹, T. Strach², D. Phan¹, C. Lichtenau², A. Buyuktosunoglu³, H. Harre², J. Zitz¹, C. Marquart¹, D. Malone¹, T. Weber¹, A. Jatkowski¹, J. Isakson¹, D. Hamid¹, M. Cichanowski¹, M. Romain¹, F. Hasan¹, K. Williams¹, J. Surprise¹, C. Cavitt¹, M. Cohen¹
¹IBM Systems and Technology, Poughkeepsie, NY
²IBM Systems and Technology, Boeblingen, Germany
³IBM Research, Yorktown Heights, NY; ⁴IBM Systems and Technology, Austin, TX

9:00 AM

2.4 POWER10™: A 16-Core SMT8 Server Processor with 2TB/s Off-Chip Bandwidth in 7nm Technology

R. M. Rao¹, C. Gonzalez², E. Fluhr³, A. Mathews³, A. Bianchi³, D. Dreps³, D. Wolpert⁴, E. Lai³, G. Strevig³, G. Wiedemeier³, P. Salz², R. Kruse³, ¹IBM, Bengaluru, India; ²IBM, Yorktown Heights, NY
³IBM, Austin, TX; ⁴IBM, Poughkeepsie, NY; ⁵IBM, Boeblingen, Germany

9:10 AM

2.5 A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC

A. Nayak¹, H. Chen¹, H. Mair¹, R. Lagerquist¹, T. Chen¹, A. Rajagopalan¹, G. Gammie¹, R. Madhavaram¹, M. Jagota¹, C. Chung¹, J. Wiedemeier¹, B. Meera¹, C-Y. Yeh², M. Lin², C. Lin², V. Lin², J. Lin², Y. Chen², B. Chen², C-Y. Wu², R. ChangChien², R. Tzeng², K. Yang², A. Thippana¹, E. Wang², S. Hwang²
¹MediaTek, Austin, TX; ²MediaTek, Hsinchu, Taiwan

9:20 AM

2.6 A 16nm 785GMACs/J 784-Core Digital Signal Processor Array with a Multilayer Switch Box Interconnect, Assembled as a 2x2 Dielet with 10µm-Pitch Inter-Dielet I/O for Runtime Multi-Program Reconfiguration

U. Rathore^{*}, S. S. Nagi^{*}, S. Iyer, D. Marković, ^{*}Equally-Credited Authors (ECAs)
 University of California, Los Angeles, CA

9:30 AM

2.7 Zen3: The AMD 2nd-Generation 7nm x86-64 Microprocessor Core

DS2 T. Burd¹, W. Li¹, J. Pistole¹, S. Venkataraman¹, M. McCabe¹, T. Johnson¹, J. Vinh¹, T. Yiu¹, M. Wasio¹, H-H. Wong¹, D. Lieu¹, J. White², B. Munger², J. Lindner², J. Olson², S. Bakke², J. Sniderman², C. Henrion³, R. Schreiber⁴, E. Busta³, B. Johnson³, T. Jackson³, A. Miller³, R. Miller³, M. Pickett³, A. Horiuchi³, J. Dvorak³, S. Balagangadharan³, S. Ammikkallanga³, P. Kumar⁵
¹AMD, Santa Clara, CA; ²AMD, Boxborough, MA; ³AMD, Fort Collins, CO; ⁴AMD, Austin, TX
⁵AMD, Bangalore, India



UDSP @ ISSCC 2022




Dejan Markovic, IEEE Fellow

Professor at UCLA Electrical and Computer Engineering

10h • Edited •

DMGroup presented today a paper titled "A 16nm 785GMACs/J 784-Core Digital Signal Processor Array with a Multilayer Switch Box Interconnect, Assembled as a 2x2 Dielet with 10µm-Pitch Inter-Dielet I/O for Runtime Multi-Program ...see more



Yuta Toriyama and 44 others

3 comments



3,045 views of your post in the feed


(9.5k views as of 2/23/22)

The only university
 paper in industry
 driven session

3,045 views 1st 10 hrs
 123 Intel
 83 Apple
 42 Qualcomm
 22 NVIDIA
 21 Google
 20 Broadcom
 20 Cadence

355 SF Bay Area
 72 Portland, OR
 48 Austin, TX
 45 NYC
 42 San Diego

Chip Measurements: FPGA vs. UDSP vs. ASIC




1.1 GHz UDSP

~10× better energy and area efficiency than FPGA

~5× away from ASIC

x/y-axes relative to
~70 GMAC/s/mm²
~310 GMAC/s/W

Chip Measurements: FPGA vs. UDSP vs. ASIC




At 1.1 GHz, UDSP is 3-4× faster than FPGA

At min $E \times A$ product
~2× higher energy efficiency, at ~30% lower throughput

x/y-axes relative to
~70 GMAC/s/mm²
~310 GMAC/s/W

UDSP Multi-Chip and Multi-Program Compile



Efficient Multi-Chip Module (MCM) Scaling

- **Large SoCs incur higher cost:**


- Lower yield of larger chips
- Delayed time to market

- **Cost benefits of MCM scaling:**

- Smaller chips give better **Yield** $\propto \frac{1}{1 + D * \text{Area}^{1 \sim 3}}$
- AMD 2990X 4x213 mm² → **\$1.8K**
- Nvidia V100 815 mm² → **\$8.2K**


- **Challenges with MCM design:**

- High bandwidth density, low link latency
- High transfer energy and area efficiency



Universal Digital Signal Processor (UDSP) Overview

Co-design of compute, interconnect, I/O network and channel, compilers, package









(1) Study of Algorithm Ontology: Example DSP Kernels

Example Kernels derived from common DSP algorithms:


- DUC/DDC
- MIMO
- Adaptive Filtering
- IFFT/FFT
- NN Inference
- Spectrum Sensing

DUC / DDC : Digital Up/Down Conversion
MIMO : Multiple Input Multiple Output
IFFT / FFT: Inverse/ Fast Fourier Transform
NN : Neural Network
ZF : Zero Forcing
MMSE : Minimum Mean Squared Estimation
VDP : Vector Dot Product
MAC : Multiply Accumulate
FIR : Finite Impulse Response
ED : Euclidian Distance



(1) Iterative Process of Core Design

UDSP Core v4.2




16-bit fixed-point data paths
1.1 GHz clock frequency
256b D-Mem, 384b I-Mem/I
4 Inputs, 4 Outputs

*Connection
Adjust*

Mapping

DSP Kernels






Balancing *core granularity*
and *core utilization* to
maximize efficiency

(1) Example Common Core Configurations

Preserve common sub-structure of DSP graphs, concatenate cores for larger kernels

Inter-Core
Routing Layer





(2) Interconnects: An Exercise in Co-design

Interconnect design is linked to algorithm and routing

- Design challenges


- Energy/area efficiency
- Flexibility (connectivity)
- Scalability
- Speed



(2) Core Cluster Statistics


- **(Graph Space/Time) Correlation in DSP Algorithms**

- Limited dependency (spatial and temporal) of nodes
- Limited degree of nodes $\sim 2-3$





(2) Modeling Connection Statistics using BRG

- Bernoulli random graph model $\rightarrow$ Poisson degree distribution (mean λ)
- Manhattan Sorted $\rightarrow$ Exponential² (mean μ)




(2) Wire Length Coverage Determines Node Distance



- Fraction of wire distances less than equal to a certain distance
 - Concentrated energy in $distance \leq 2$




(2) UDSP Interconnect Architecture – Layer 1



(2) UDSP Interconnect Architecture – Layer 2



Vertical Stack




Layer 3 Switchboxes

Layer 2 Switchboxes


Layer 1 Switchboxes

Bottom Layer of
Cores



Distance = $\sqrt{2}$





(2) UDSP Interconnect Architecture – Layer 3



(2) UDSP Interconnect Architecture – Layer 4




(2) UDSP Interconnect Architecture – Layer 4



(3) N-Layer SB: Hyper-Matrix Representation


- Calculate hyper-vector cross-correlation (HVCC) in each dimension (layer)
 - HVCC (a dot product of the combination of vector pairs) for a layer measures global inter-dependencies of paths through the layers



(3) Design Space Exploration: HVCC vs. Baseline Brute Force



- **HVCC optimized Switchbox**

- Plotted against layer density for 3-layer SB (HWC = Hardware Cost, No of Muxes)
- Switchbox configuration example: 22-8-22




(3) DSE: Maximizing Silicon Efficiency

- Switchboxes are designed at the peak of the MCBF/HWC for Sw/Hw balance
 - Switchbox configuration example: 22-8-22




(4) UCLA SNR-10 Channel and Comparison to SoA




Spec	[This work]	CICC'21	JSSC'20	ISSCC'18
Techology	16nm	16nm	7nm	16nm
Package Substrate	2-Layer Si-IF	4-Layer EMIB	15-Layer CoWoS	MCM/PCB
Bump Pitch (μm)	10	55	40	150
Reach (μm)	350	3,000	500	80,000
Data Rate (Gbps/pin)	1.1	2	8	25
Voltage (V)	0.8	0.9	0.3	0.95
Energy Effic. (pJ/bit)	0.38	0.83	0.56	1.17
I/O Area Density ($\mu\text{m}^2/\text{bit}$)	137	203	500	10,175
Peak Shoreline BW Density (Gbps/mm)	297	256	1600	292
Layer BW Density (Gbps/mm/layer)	149	64	107	25


(4) SNR-10 Transfer Efficiency vs. Voltage



(5) UDSP Programming Flow




(5) UDSP Compile Time Breakdown




Runtime Reconfiguration for Data-Driven Processing

RTRA breaks standard efficiency vs. flexibility tradeoff




- Initial use case: software radio (dynamic spectrum access, networks, etc.)
 - Signal classification relies on data-driven outcomes-based processing pipelines
 - Future extension to network-scale adaptation involving learning-based methods

RTRA is the Missing Element of a Canonical SoC



Blind Spectrum Sensing Application

Data-driven outcomes-based detection, extraction, and classification



Hardware-in-the-Loop Characterization

Goals of the study:



- Characterize utilization (compute and network), time to repurpose, compute time (programming + execution) under multi-program, multi-size, priority mappings
- Compare with statically configured UDSP and FPGA

Baseline work-set

** FFT, FIR, IIR, C-Mtx algebra*


Application work-set

** detection, estimation, classification*




Post Synthesis Area and Power Estimates (TSMC 16nm)

Scheduler finds feasible polygon mapping **within 20 clock cycles**




Approximate size of scheduler
with 2x layout factor

	Scheduler (Post synthesis)	UDSP (Silicon Area)	Fraction
Area	0.08 mm ²	5.29 mm ²	1.5%
Power	40 mW @1GHz	1400mW @1GHz	3%




UDSP layout for reference


RTRA Dynamically Configures Hardware Pipeline



UDSP array size: 18x18




RTRA




RTRA array size: 18x18

RTRA Maximizes Active Area Utilization

RTRA (ACAS) achieves **8-14x speed up** compared to statically-configured UDSP




How to Balance Compute Time and Hardware Resources?




Signal Pipeline Model (Simplified)

- 1 Always-on coarse detection (part of band segmentation)
 - Once signal is detected, host will initialize **classification thread** and send program to RTRA
- 2 RTRA has internal scheduler and will map the program to the array
- 3 RTRA communicates branching dependencies with the host
 - RTRA executes all those data-driven programs and communicates completion to the host



Blind Signal Classification Pipeline




* multi-size compile

- Always-on front-end (from A/D)
 - Takes **2.56μs** initially to produce first signal thread(s)
 - Scans for signal thread(s) every 64 samples thereafter (**64ns**)
- Samples required for classification
 - 128k samples (**128μs**)
 - @2.56μs classification starts
- Then goes into multi-size compile
 - Host decides on multi-size compile (scheduling is across host / RTRA)


Multi-Signal Service Time Balancing (Same Service/End Time)

Multi-size compile is driven by # signals that need to be classified simultaneously



PT: Prog. Time | ET: Exe. Time | SC: Single Carrier

PT/PE	SNR	# PEs (Cost function: $CT^a \cdot PE^b$)			
2ns	0dB	127x127	64x64	32x32	16x16
SC	PT (μ s)	32.3	8.1	2.0	0.5
	ET (μ s)	32.3	129.0	516.1	2064.5



TSMC 16nm
(5.9mm²/MB)

Line buffer size: Max-Time $\times$ 4 (KB)
($\times 4$ because of 16-b I/Q = 4B) (1ns Clk)

Architecture of RTRA


Hw/Sw balance

Hardware

- Cores
- Memory
- Interconnect
- I/O network


Software

- C++ to soft map
- Dynamic hard map




Software: RTRA Workstation

Unified user interface integrates multiple tool chains



Compiler Frontend




.CPP Source File

```
int main()
{
    int c[10];
    int a = 3;
    int b = 5;
    int i = 0;
    int d = 6;
    while (i <= 10)
    {
        b += 9 + d;
        a += 4 * udspOperator(b, 3);
        c[i] = 3 * udspOperator(a, 3) - 7;
        i++;
    }
}
```


Clang/LLVM
Compiler

```
39 .LBB0_1:                                # =>This Inner Loop Header: Depth=1
40     .cv_loc 0 1 20 0                    # LLVM_Test.cpp:20:0
41     cmp dword ptr [rsp + 48], 10
42     jg .LBB0_3
43 # %bb.2:                                # in Loop: Header=BB0_1 Depth=1
44 .Ltmp1:
45     .cv_loc 0 1 22 0                    # LLVM_Test.cpp:22:0
46     mov eax, dword ptr [rsp + 44]
47     add eax, 9
48     add eax, dword ptr [rsp + 52]
49     mov dword ptr [rsp + 52], eax
50     .cv_loc 0 1 23 0                    # LLVM_Test.cpp:23:0
51     mov ecx, dword ptr [rsp + 52]
52     mov edx, 3
53     call "?udspOperator@@YAHHH@Z"
54     shl eax, 2
55     add eax, dword ptr [rsp + 56]
56     mov dword ptr [rsp + 56], eax
57     .cv_loc 0 1 24 0                    # LLVM_Test.cpp:24:0
58     mov ecx, dword ptr [rsp + 56]
59     mov edx, 3
60     call "?udspOperator@@YAHHH@Z"
61     imul eax, eax, 3
```


DFG Generator




Optimizer + Pre-
processing



Compiler Backend




Resource Binding




Global Route




Placement & Local Route



Simulation



An End-to-End Software Stack



Future Datacenter: ACcelerator As a Service (ACAS) Model

- Dynamically compose and relocate accelerators on-the-fly and handle multiple accelerator requests simultaneously

