

Lecture

10

ECE M216A

Timing Analysis

Prof. Dejan Marković

ee216a@gmail.com

Two Types of Machines with State

And two quite different abstract models:

- **Data storage used for computation
(Data Flows)**
- **States for sequencing information
(Finite State Machines)**

Data Flows (Storage for Computation)

- The storage holds data that is being manipulated. The (enormous) number of bits does not matter. It is simply the data-set that is being manipulated.
- State is not that important, it is the **flow of data** that is critical

FSMs (States for Sequencing of Information)


- The storage is used to hold your place in some decision-making process. It indicates where you are, and using this information you decide what to do next.
- The amount of state (number of unique decision points) is finite, and usually limited
 - One could draw out the “decision graph” showing the possible transitions between states

Timing Analysis

Timing constraints:

- **Long path: Setup time**
 - Leads to cycle time violation
 - **Fix:** increase cycle time
(can be done during chip operation)
- **Short path: Hold time**
 - Leads to functional violation
 - **Fix:** insert buffers
(can only be done at design time)
- **Clock nonidealities (skew and jitter)
directly impact timing constraints**

Timing: **Cycle Time** & **Race Margin**




Cycle time : $T_{\text{Clk}} > t_{\text{Clk-Q}} + t_{\text{Logic}} + t_{\text{Setup}}$

Race margin : $t_{\text{Hold}} < t_{\text{Clk-q,cd}} + t_{\text{Logic,cd}}$

The Setup / Cycle Time Constraint


Consecutive Clk edges



$$T_{Clk} > t_{Clk-Q} + t_{Logic} + t_{Setup}$$

The Hold / Race Margin Constraint


Concurrent Clk edges



$$t_{\text{Hold}} < t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

Clock Nonidealities


- **Skew: spatial variation** in temporally equivalent clock edges; deterministic + random, t_{Skew}




- **Clock jitter: temporal variations** in consecutive edges of the clock signal; modulation + random noise, t_{Jitter}
- **Variation of the pulse width**
 - For level-sensitive clocking

Clock Skew

Distribution of clock tree insertion delay




Sources of Skew and Jitter



Positive and Negative Skew

Positive: **early – late** case




T_{Clk}



Race



Negative: **late – early** case



T_{Clk}




Race




Signal Routing for Positive and Negative Skew

Positive skew: *Clk* and *Data* routed in the **same direction**



Negative skew: *Clk* and *Data* routed in **opposite directions**




Skew + Jitter = Clock Uncertainty

Single parameter used in CAD tools

Clock uncertainty, t_{cu}

Impact of t_{cu} on Timing: **Cycle Time**


Cycle time (long path): **late – early** analysis



$$T_{Clk} > t_{Clk-Q} + t_{Logic} + t_{Setup} + |t_{cu}|$$

Impact of t_{cu} on Timing: Race Margin

Race immunity (short path): **early** – **late** analysis



$$t_{Hold} + |t_{cu}| < t_{Clk-Q,cd} + t_{Logic,cd}$$



Time Borrowing

Time Borrowing: Classification

- **Dynamic:** scheduling data to arrive to transparent CSE
 - No “hard” boundaries between stages
 - In **latch-based** level sensitive or soft-edge clocking
- **Static:** control delay between clock inputs
 - Clocks scheduled to arrive so that the slower paths obtain more time to evaluate, taking away the time from faster paths
 - It **can operate** with conventional **hard-edge** CSEs
 - Also called *opportunistic skew scheduling*

Dynamic Time Borrowing


- **Latch-based designs:** clock pulse-width can be borrowed if the next stage can pay it back (with faster logic)



- Cycle time?
- Race margin?

Cycle Time Analysis


Logic delay can be extended by W



$$T_{Clk} + W > t_{Clk-Q} + t_{Logic} + t_{Setup}$$

Race Margin Analysis: **No Time Borrowed**


$t_{\text{clk-Q}}$ matters in this case



$$t_{\text{Hold}} + W < t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

Race Margin Analysis: Borrowed Time

Account for borrowed time, t_B



$$t_{Hold} + W < t_B + t_{D-Q,cd} + t_{Logic,cd}$$

Race Margin Analysis: **Summary**

No time borrowed (more likely critical case)

$$t_{\text{Hold}} + W < t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

Borrowed time, t_B

$$t_{\text{Hold}} + W < t_B + t_{\text{D-Q,cd}} + t_{\text{Logic,cd}}$$



Min{ $t_B + t_{\text{D-Q,cd}}$, $t_{\text{Clk-Q,cd}}$ } **critical**



Two-Phase Clocking

Two-Phase Clocking


Freedom to control two phases *and* pulse-width



- Cycle time?
- Bounds on W ?
- Max t_{cu} ?

Two-Phase Clocking: **Cycle Time**

Assume $t_{\text{Clk-Q}} + t_{\text{Setup}} = t_{\text{D-Q}}$




$$T_{\text{Clk}} + W > t_{\text{Clk-Q}} + t_{\text{Logic1}} + t_{\text{D-Q}} + t_{\text{Logic2}} + t_{\text{Setup}}$$

$$T_{\text{Clk}} + W > t_{\text{Logic1}} + t_{\text{Logic2}} + 2t_{\text{D-Q}}$$

Two-Phase Clocking: **Min W**

Max
delay


$$T_{\text{Clk}}/2 + \mathbf{W} > t_{\text{Logic,max}} + t_{\text{D-Q}}$$



Two-Phase Clocking: Max W

Min delay

$$t_{\text{Hold}} + W < T_{\text{Clk}}/2 + t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$



Two-Phase Clocking: **Max t_{CU}**



W guards against t_{CU}

$$t_{\text{CU}} < W_{\text{max}} - W_{\text{min}}$$

- Assuming $t_{\text{CU}} = 2|t_{\text{skew}}|$
 - Both polarities of t_{skew}



$$|t_{\text{skew}}| < (W_{\text{max}} - W_{\text{min}})/2$$

Summary: 2-Φ Clocking



- $\text{Max}(t_{\text{CL1/2}}) < t_1 + t_{2/4} + t_3 - t_{\text{Setup}} - t_{\text{Clk-Q}} - t_{\text{CU}}$
- Strictly, $\text{Max}(t_{\text{CL1}} + t_{\text{CL2}}) < T_{\text{Clk}} - 2t_{\text{D-Q}}$
- $\text{Min}(t_{\text{CL1/2}}) > t_{1/3} + t_{\text{Hold}} - t_{\text{Clk-Q}} + t_{\text{CU}}$
- More clocking overhead (2 clocks) and low f_{max}



Clocking Methodology: **Pulse-Mode**



$$t_{\text{CL}} < T_{\text{Clk}} - t_{\text{D-Q}}$$

$$t_{\text{CL}} > W + t_{\text{Hold}} - t_{\text{Clk-Q}} + t_{\text{CU}}$$

Examples



Do We Need Clocks?

Minimum Clock Cycle Time Revisited

- **Cycle time determined by the delay through logic**
 - It must arrive before the latching edge
 - If too late, it waits until the next cycle
 - Synchronization and sequential order is off


Timing requirement

$$T_{\text{Cycle}} > t_{\text{Logic}} + t_{\text{Overhead}}$$

Do we really need clocks?

Constant Propagation Delay?


- If the propagation delay of CL is constant (regardless of data input) and is known, we don't really need clocks
 - It eliminates the t_{Overhead}
 - The inherent T_{Cycle} of a state-machine will be the delay
 - It can actually be even faster for data flow



$$T_{\text{cycle}} \approx \Delta t = t_1 - t_0$$

Wave Pipelining


- As the data is propagating down the logic chain (“wave”), a new “wave” can enter
 - Provided the delay is constant
 - As we know, **the delay is not constant**




$$T_{\text{cycle}} \approx \Delta t = t_1 - t_0$$

Variable Propagation Delay (1/2)

- Delay through a combinational logic depends on
 - Transition (rise/fall), type of logic, the input position...




Variable Propagation Delay (2/2)



- For wave pipelining, the spread limits the “cycle time”
- Asynchronous uses the signals to indicate “completion,” so the cycle time varies

Improving Throughput: **Pipelining**

- In a clocked system, just like wave pipelining but use clocks to remove the delay uncertainty
 - This allows 2 “waves” of data to be present inside CL



$$T_{\text{cycle}} > t_{\text{CL}} + t_{\text{Overhead}}$$

$$T_{\text{cycle}} > \max(t_{\text{CLA}}, t_{\text{CLB}}) + t_{\text{Overhead}}$$




- **Extend this ad infinitum?**
 - Overhead eventually limits pipelining
 - Logic granularity limits the resolution

Examples

Example 10.1: 1-Φ Clock, Min $T_{\text{Cycle}} = ?$

- **Assume:** $t_{\text{D-Q}} = t_{\text{Setup}} + t_{\text{Clk-Q}} = 0.5\text{ns}$, $t_{\text{Hold}} = 0.2\text{ns}$
- The delays indicate (min, max) for different paths




$$T_{\text{cycle}} \geq 8n + 6n + 2 * 0.5n = 15n \text{ (over 2 cycles)}$$



$$T_{\text{cycle}} \geq 7.5\text{ns}$$

Example 10.2a: 1-Φ Clock, Min $W = ?$



Max
delay

$$T_{\text{clk}} + W > t_{\text{Logic,max}} + t_{\text{D-Q}}$$


from
10.20

W_{min} must handle time borrowing



- $W > 8.0n \text{ (max delay)} + 0.5n - 7.5n = 1n$

Example 10.2b: 1-Φ Clock, Max $W = ?$



Min
delay

$$t_{\text{Hold}} + W < t_B + t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}} \quad \text{from 10.22}$$

W_{max} must satisfy hold time

- $W < 1n \text{ (min delay)} + 0.5n - 0.2n = 1.3n$


Note: **Latch_A** is always borrowing $t_B = 1ns$!



- $W < 1n + 1n \text{ (min delay)} + 0.5n - 0.2 = 2.3n$

Example 10.3: 2-Φ Clock, Min $T_{\text{Cycle}} = ?$

- Assume: $t_{\text{D-Q}} = t_{\text{Setup}} + t_{\text{Clk-Q}} = 0.2\text{ns}$



- Top loop** = $2.2 + 2.4 + 0.2 \times 2 = 5\text{ns}$
- Bottom loop** = $1.8 + 2.2 + 0.2 \times 2 = 4.4\text{ns}$
- Cross loop (2 cycles)** = $1.8 + 2.4 + 0.2 \times 2$
 $+ 2.2 + 3.2 + 0.2 \times 2 = 10.4\text{ns}$




- $T_{\text{Cycle}} \geq 5.2\text{ns}$

(1st cycle done early to
give time to 2nd cycle)

Example 10.4: 2-Φ Clock, Min $W = ?$

Assume: $t_{D-Q} = 0.2\text{ns}$, $T_{\text{Cycle}} = 5.2\text{ns}$, Pos Clk edge by $T_{\text{Cycle}}/2$



Max
delay

$$T_{\text{clk}}/2 + W > t_{\text{Logic,max}} + t_{D-Q}$$

from
10.27


Latch f_{1b} must latch in the data from f_{2a}



- $W > 3.2\text{ns} + 0.2\text{ns} - 2.6\text{ns} = 0.8\text{ns}$

Example 10.5: 2-Φ Clock, Max $t_{CU} = ?$

Assume: $t_{D-Q} = 0.2\text{ns}$, $T_{\text{Cycle}} = 5.2\text{ns}$, Pos Clk edge by $T_{\text{Cycle}}/2$



- $W > 0.8\text{ns}$

If $W = T_{\text{Cycle}}/4 = 1.3\text{ns}$, what's the max t_{CU} ?



- $t_{CU} < 1.3\text{ns} - 0.8\text{ns} = 0.5\text{ns}$

Timing: Summary

- **Most systems today are synchronous**
 - Many systems now have some degree of asynchrony through using multiple phases or self-timing
- **Clocking is critical in guaranteeing functionality of a synchronous system to meet performance**
 - Delay can be too long so that data is not latched
 - Delay can be too short to cause data to race through
 - Clock has skew and can cause errors in timing

Clocking Methodologies: Summary

- **Three different clocking methodologies**
 - 2-phase, edge-triggered, pulse-mode
- **Each has their criteria on pulse width (duty cycle) and cycle time**
 - By using skew or pulse width appropriately, we can allow delays to exceed the cycle time through time borrowing