

Lecture

6

ECE216B

DSP Arithmetic

Prof. Dejan Marković

ee216b@gmail.com

Agenda

- **Number systems**
- **Quantization effects**
- **Data dependencies**
- **Implications on power**
- **Adders and multipliers**

Number Systems: Algebraic

Algebraic Number

e.g. $a = \pi + b$

- High-level abstraction
- Infinite precision
- Often easier to understand
- Good for theory/algorithm development
- Hard to implement

C. Shi, Floating-point to Fixed-point Conversion, Ph.D. Thesis, UC Berkeley, 2004.

Number Systems: **Floating Point**

- Widely used in CPUs
- Floating precision
- Good for algorithm study and validation

$$Value = (-1)^{Sign} \times 1.Mantissa \times 2^{(Exponent - Bias)}$$


IEEE 754 standard	Sign	Exponent	Mantissa	Bias
Single precision [31:0]	1 [31]	8 [30:23]	23 [22:0]	127
Double precision [63:0]	1 [63]	11 [62:52]	52 [51:00]	1023

J.L. Hennesy and D.A. Paterson, Computer Architecture: A Quantitative Approach,
(2nd Ed), Morgan Kaufmann, 1996.

Example of Floating-Point Representation

$$Value = (-1)^{Sign} \times Fraction \times 2^{(Exponent - Bias)}$$

A non-IEEE-standard floating point



- Calculate π

$$\begin{aligned}\pi &= (-1)^0 \times (1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5} + 0 \times 2^{-6}) \\ &\quad \times 2^{(1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 - 3)} = 3.125\end{aligned}$$

- Very few bits are used in this representation
 $\Rightarrow$ low accuracy (actual value $\pi = 3.141592654\dots$)

Floating-Point Standard: **IEEE 754**

Properties


- 1** • Half-way rounding
- 2** • Special values
- 3** • Denormals
- 4** • Rounding modes

IEEE 754: Half-Way Rounding

1 Rounding a “half-way” result to the nearest float (picks even)

Example:

$$6.1 \times 0.5 = 3.05 \quad (\text{base 10, 2 digits})$$



4 • Rounding modes:

Nearest	Toward 0	Toward $-\infty$	Toward ∞
---------	----------	------------------	-----------------

default

2 IEEE 754: Special Values

NaN, ∞ , $-\infty$

Examples:

- $\text{sqrt}(-0.5) = \text{NaN}$, $f(\text{NaN}) = \text{NaN}$
 - *verify this in MATLAB*
- $1/0 = \infty$, $1/\infty = 0$
- $\arctan(x) \rightarrow \pi/2$ as $x \rightarrow \infty \Rightarrow \arctan(\infty) = \pi/2$

3 IEEE 754: Denormals

Uses denormals to represent the result $< 1.0 \times \text{base}^{E_{\min}}$

$E_{\min}$ = min exponent  **Flush-to-0**
Use significand < 1.0 and $E_{\min}$
("gradual underflow")

Example:

base 10, 4 significant digits, $x = 1.234 \times 10^{E_{\min}}$

denormals:

$$x/10 \rightarrow 0.123 \times 10^{E_{\min}}$$

$$x/1,000 \rightarrow 0.001 \times 10^{E_{\min}}$$

$$x/10,000 \rightarrow 0$$

$$x = y \Leftrightarrow x - y = 0$$

flush-to-0:

$$x = 1.256 \times 10^{E_{\min}}, y = 1.234 \times 10^{E_{\min}}$$

$$x - y = 0.022 \times 10^{E_{\min}} = 0 \text{ (although } x \neq y \text{)}$$

denormal (exact computation)

Representation of Floating-Point Numbers

IEEE 754 standard	Sign	Exponent	Mantissa	Bias
Single precision [31:0]	1 [31]	8 [30:23]	23 [22:0]	127

Single precision: 32 bits

1. *Mantissa* (for number conversion)

Example:

1 10000001 0100...0

sign exponent Mantissa

129 – 127 $0.01_2 = 0.25$ (1.Mantissa = 1.25)

$$-1.25 \times 2^2 = -5$$

Special (Reserved) Cases

- **Notation**

- Significand = everything other than exponent
 - Sign & mantissa
 - 1.Mantissa (default for number conversion)

Exponent	Mantissa	Value
0	0	0
0	Nonzero	Denormal
255	0	$\pm$ Infinity
255	Nonzero	NaN

- **Exponent ranges from -126 to +127**
 - With 0 and 255 reserved as above

Fixed Point: 2's Complement Representation

Overflow mode Quantization mode

$\pi =$

0	0	1	1	0	0	1	0	0	1
---	---	---	---	---	---	---	---	---	---

$\text{Sign} \quad W_{Int} \quad W_{Fr}$


fractional

$\text{Int} \quad \text{Frac}$

$$= 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 0 \times 2^{-5} + 1 \times 2^{-6}$$
$$= 3.140625$$

- W_{Int} and W_{Fr} suitable for predictable dynamic range
 - o-mode (saturation, wrap-around)
 - q-mode (trunc, roundoff)
- Economic for implementation


Fixed Point: Unsigned Magnitude




- **Useful built-in MATLAB functions:**
 - fix, round, ceil, floor, dec2bin, bin2dec, etc.
- **Converting representations in MATLAB**
 - `dec2bin(round(pi*2^6), 10)`
 - `bin2dec(above)*2^-6`
- **How to specify hardware descriptions?**

Fixed Point: Example Hardware Descriptions

Overflow mode Quantization mode



- In SysGen/Simulink:
 - (10, 6) = (total, frac) number of bits



- In PyGears^[1]:

- $\text{Ufixp}[4, 10]$
 $\quad \quad \quad \uparrow \quad \quad \uparrow$
 $\quad \quad \quad W_{\text{int}} \quad W_{\text{total}}$



Code based

```
pi = Ufixp[4, 10](math.pi)
```

[1] <https://www.pygears.org>

Fixed-Point Representations

- **Sign magnitude**
- **2's complement**
 - $x + (-x) = 2^n$ (complement each bit, add 1)
 - Most widely used (signed arithmetic easy to do)
- **1's complement**
 - $x + (-x) = 2^n - 1$ (complement each bit)
- **Biased:** add bias, encode as ordinary unsigned number
 - $k + \text{bias} \geq 0$, $\text{bias} = 2^{n-1}$ (typically)

Example: Fixed-Point Representations

Assume: $n = 4$ bits, $k = 3$, $-k = ?$

- **Sign** magnitude: $k = 0011_2 \rightarrow -k = 1011_2$

- **2's complement:** $k + 1011 = 2^n$
 $-k = 1100$
 $+ 1$
 $\hline 1101_2$
 $\begin{array}{r} 0011 \\ +1101 \\ \hline 10000 \end{array}$

Procedure:

- Bit-wise inversion
- Add "1"

- **1's complement:** $-k = 1100_2$ $k + (-k) = 2^n - 1$

- **Biased:** $k + \text{bias} = 1011_2$ $-k + \text{bias} = 0101_2 = 5 \geq 0$
 $2^{n-1} = 8 = 1000_2$

2's Complement Arithmetic

- Most widely used representation, simple arithmetic

- Example: $5 + -2$

$$\begin{array}{r}
 0101_2 \quad (5) \\
 + 1110_2 \quad (-2) \\
 \hline
 10011 = +3
 \end{array}
 \qquad
 \begin{array}{r}
 0010 \quad (-2) \\
 1101 \\
 + 1 \\
 \hline
 1110_2
 \end{array}$$

A red arrow points from the 1110_2 result to the 10011 result, indicating that the 2's complement of -2 is added to 5.

Discard the sign bit (if there is no overflow)

- Overflow** occurs when **Carry into MSB $\neq$ Carry out of MSB**

MSB

$$\begin{array}{r}
 0101_2 \quad (5) \\
 + 1110_2 \quad (-2) \\
 \hline
 10011 \quad (3)
 \end{array}$$

Carry: 1 1 0 0

Red arrows point from the carry bits to the MSB of the result. The first '1' in the carry is aligned under the MSB of the addends, and the second '1' is aligned under the next bit.

Carry out of MSB = Carry into MSB $\rightarrow$ No overflow!

Overflow

- Example: unsigned 4-bit addition

$$\begin{aligned} 6 &= 0110_2 \\ +11 &= 1011_2 \\ = 17 &= 10001_2 \text{ (5 bits!)} \end{aligned}$$



↑
extra bit

2's complement


$$\begin{array}{r} 0110 \\ +1011 \\ \hline 10001 \end{array}$$

- Property of 2's complement
 - Negation = bit-by-bit complement + 1
 - $C_{in} = 1$, result: $a - b$

Quantization Effects




Quantization




2's complement representation

Quantization Modes: Rounding, Truncation

Rounding




Truncation




Feedback systems:
rounding

Overflow Modes: Wrap Around




A.V. Oppenheim, R.W. Schafer, with J.R. Buck, Discrete-Time Signal Processing, (2nd Ed), Prentice Hall, 1998.

Overflow Modes: Saturation



Feedback systems: saturation

Quantization Noise



$$\sigma_e^2 = \int_{-\Delta/2}^{\Delta/2} e^2 \frac{1}{\Delta} de = \frac{\Delta^2}{12}$$

X_m : full-scale signal = $2 x_m$
 $B + 1$ quantizer

$$\sigma_e^2 = \frac{2^{-2B} X_m^2}{12}$$

$$SQNR = 10 \log_{10} \left(\frac{\sigma_x^2}{\sigma_e^2} \right) = 10 \log_{10} \left(\frac{12 \cdot 2^{2B} \cdot \sigma_x^2}{X_m^2} \right)$$

$$= \underbrace{6.02 \cdot B}_{\text{red bracket}} + 10.8 - 20 \log_{10} \left(\frac{X_m}{\sigma_x} \right)$$

Binary Multiplication



- Arguments: X, Y

$$X = \sum_{i=0}^{M-1} X_i \cdot 2^i \quad Y = \sum_{j=0}^{N-1} Y_j \cdot 2^j$$

- Product: Z

$$Z = X \cdot Y = \sum_{k=0}^{M+N-1} z_k \cdot 2^k = \left(\sum_{i=0}^{M-1} X_i \cdot 2^i \right) \cdot \left(\sum_{j=0}^{N-1} Y_j \cdot 2^j \right)$$

$$Z = \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i \cdot Y_j \cdot 2^{i+j} \right)$$

J. Rabaey, A. Chandrakasan, B. Nikolić, Digital Integrated Circuits: A Design Perspective, (2nd Ed), Prentice Hall, 2003.

Binary Multiplication: Example


- Multi-bit multiply
= bit-wise multiplies (partial products) + final adder

				1	0	0	1	0	1	Multiplier	
×				1	0	1	1			Multiplicand	
				1	0	0	1	0	1	} Partial products	
			1	0	0	1	0	1			
		0	0	0	0	0	0				
	+	1	0	0	1	0	1				
		1	1	0	0	1	0	1	1	1	Result


Array Multiplier

HA: half adder

FA: full adder




M-by-*N* Array Multiplier: **Critical Path**



Note: number of horizontal adder slices = $N - 1$


$$t_{mult} = [(M - 1) + (N - 2)] \cdot t_{carry} + (N - 1) \cdot t_{sum} + t_{and}$$

Carry-Save Multiplier



$$t_{mult} = (N - 1) \cdot t_{carry} + t_{and} + t_{merge}$$

Multiplier Floorplan



HA: half adder



FA: full adder

VM: vector-merging cell


X and Y signals are
broadcasted through
the complete array

Wallace-Tree Multiplier


Partial products



Second stage




Final adder



● Sum

○ Carry (from previous bit position)

Wallace-Tree Multiplier





Multipliers: Summary



- **Optimization goals different than in binary adder**
- **Once again: Identify critical path**
- **Other possible techniques**
 - Logarithmic versus linear (Wallace-Tree multiplier)
 - Data encoding (Booth)
 - Pipelining

Time-Multiplexed Architectures

Parallel bus for I,Q



Time-shared bus for I,Q



Time sharing de-correlates I/Q and increases switching activity

Optimizing Multiplications

$$A = in \times 0011$$

$$B = in \times 0111$$


$$A = (in \gg 4 + in \gg 3)$$

$$B = (in \gg 4 + in \gg 3 + in \gg 2)$$




$$A = (in \gg 4 + in \gg 3)$$

$$B = (A + in \gg 2)$$




Number Representation



Sign-extension activity is significantly reduced using sign-magnitude representation

A. Chandrakasan, Low Power Digital CMOS Design, Ph.D. Thesis, UC Berkeley, 1994.


Reducing Activity by Reordering Inputs



30% reduction in switching energy


Memory Architecture

- Pipelining and voltage scaling



Efficiency: Single vs. Double Precision FPU

Diminishing efficiency gains with scaling at constant power density



90nm → 45nm



- $1\text{W}/\text{mm}^2$
 - 7x speedup
- $0.1\text{W}/\text{mm}^2$
 - 3.5x speedup

From:

S. Galal, M. Horowitz,
IEEE Trans. Computers,
July 2011, pp. 913-922.

Efficiency: Memory Hierarchies

- A study based on dual-socket 2.6GHz Xeon E5520
 - **Throughput:** 4 instructions per clock cycle * 4 cores
 - **Memory:** 8M/256K/32K L3/L2/L1 cache + 12GB DDR3
- **Operational intensity** [Byte/Arithmetic ratio]




Application Example:

Cognitive Radio Spectrum Sensing


T.-H. Yu, et al., "A 7.4mW 200MS/s Wideband Spectrum Sensing Digital Baseband Processor for Cognitive Radios," IEEE JSSC, vol. 47, no. 9, pp. 2235-2245, Sep. 2012.

Mini Floating-Point




When large-dynamic-range samples can be partitioned into several small-dynamic-range operations, **mini floating-point** is area efficient

Fixed-Point to Floating-Point Converter



Mini Floating-Point Operation



Addition

$$\{M_1, E_1\} \times \{M_2, E_2\}$$

$$\begin{array}{c} E_1 \text{ -----} \\ E_2 \text{ -----} \end{array} \begin{array}{c} \oplus \end{array} \text{-----} E_0$$

$$\begin{array}{c} M_1 \text{ -----} \\ M_2 \text{ -----} \end{array} \begin{array}{c} \otimes \end{array} \longrightarrow M_0$$

Multiplication

$$\{M_1, E_1\}^2$$


$$E_1 \text{ -----} \ll 1 \text{ -----} E_0$$

$$M_1 \longrightarrow ()^2 \longrightarrow M_0$$


Squaring

Mini-Float Example: PSD Estimation


- Large-dynamic-range spectrum is channelized into independent small-dynamic range channels
 - Mini floating point for area saving



Optimal Multiplier Wordlength




Impact on Core Power/Area



 Logic  Mem

Fix. Pt.



 Logic  Mem

Flt. Pt.

Summary

- **Algorithm design:** algebraic form, floating-point verification
- **Fixed-point degrades performance due to quantization noise**
 - **Quantization** (round, trunc.) and **overflow** (sat., wrap-around)
 - **Rounding** has zero-mean error: suitable for recursive systems
 - **Saturation:** typically used in feedback systems
- **Data correlation impacts power consumption**
 - Time-shared buses increase activity (reduce correlation)
 - 2's complement has higher switching than sign-magnitude
- **Memory access (esp. DRAM) dominates energy in CPUs**
- **Mini-floating point suitable for some dedicated chips**
 - Reduced memory, lower compute energy