




CGRA (Coarse Grain Reconfigurable Array)



- Kim, Yongjoo & Lee, Jongeun & Shrivastava, Aviral & Paek, Yunheung. (2011). Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures. ACM Trans. Design Autom. Electr. Syst.. 16. 42. 10.1145/2003695.2003702.


CGRA (Coarse Grain Reconfigurable Array)




- Kim, Yongjoo & Lee, Jongeun & Shrivastava, Aviral & Paek, Yunheung. (2011). Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures. ACM Trans. Design Autom. Electr. Syst.. 16. 42. 10.1145/2003695.2003702.

CGRA VS FPGA: Compute Primitive

FPGA: Bit-wise



CGRA: Customized Word Length



- https://www.rapidwright.io/docs/FPGA_Architecture.html
- Wan, Tutu & Karimi, Yasha & Stanacevic, Milutin & Salman, Emre. (2019). AC Computing Methodology for RF-Powered IoT Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. PP. 1-12. 10.1109/TVLSI.2019.2894531.

Accelerate compute

```
for (int idx = 0; idx < n; idx++)  
{  
    A[idx] = B[idx] * C[idx] + D[idx];  
}
```

Von neumann V.S
Data-flow

CPU


Instruction (fetch, decode...)
Data Load
$X = B * C$
Data Store
Instruction (fetch, decode...)
Data Load
$A = X + D$
Data Store

GPU

Instruction (fetch, decode...)		
Data Load		
$X = B * C$	$X = B * C$	$X = B * C$
Data Store		
Instruction (fetch, decode...)		
Data Load		
$A = X + D$	$A = X + D$	$A = X + D$
Data Store		

CGRA

Instruction (fetch, decode...)		
Data Load		
$X = B * C$	$X = B * C$	$X = B * C$
$A = X + D$	$A = X + D$	$A = X + D$
Data Store		



Performance Metric

- **Compute efficiency:**

Hardware


- GOP/s/mm
- GOP/s/mw

- **Resource utilization:**


Software

- Spatial
- Temporal


Area & Energy



CGRA Compute




Is this Processing Element (PE) design efficient?





CGRA Compute

```
for (int idx = 0; idx < n; idx++)  
{  
    X[idx] = B[idx] * C[idx];  
    Y[idx] = B[idx] << C[idx];  
}
```





CGRA Compute

```
for (int idx = 0; idx < n; idx++)  
{  
    A[idx] = B[idx] * C[idx] + D[idx];  
}
```



CGRA Compute

```
for (int idx = 0; idx < n; idx++)  
{  
    if (idx % 2 == 0) {X[idx] = B[idx] % C[idx];}  
    else{ Y[idx] = B[idx] * C[idx]; }  
}  
for (int idx = 0; idx < 3n; idx++)  
{  
    if (idx % 2 == 0) { X[idx] = B[idx] + C[idx]; }  
    else { Y[idx] = B[idx] << C[idx]; }  
}
```




CGRA Compute

ALU PE


Multi-Path

Expression

heterogeneity




CGRA Route




CGRA Route

Multi-hop Route: communication over distances greater than a single tile through direct route paths




CGRA Route

Decoupled Compute and Route: eliminate PE route-through




CGRA Route

Dense Cross-Bar Switch




Sparse Cross-Bar Switch




CADA Tool Flow

Domain Study → Design Space Exploration → Design Generation




CADA Design Hierarchy


Accessible to EE216B



Understand CADA Compute Array




Configuration Programming




Mapping of “3x3 ConvolutionTree”

DFG Partition




Spatial Mapping




Configuration of “3x3 ConvolutionTree”


Soft-map



Configuration




5 unique
Configurations



5 Programming cycle

Configuration Sequence

Configuration




Testbench (Verilog)

```
#20
rst = 1'b0;
configIn = 7'b0000000;
controlIn = 36'b110100110000100100000000000000000000;
#2
configIn = 7'b1011100;
controlIn = 36'b000000001000010000000000000000000000;
#2
configIn = 7'b0101100;
controlIn = 36'b001000000000001000000000000000000000;
#2
configIn = 7'b0000001;
controlIn = 36'b000000000100000000000000111100000000;
#2
configIn = 7'b0001010;
controlIn = 36'b000000000000000000001111000000000000;
```

Configuration


Position (one-hot)

Program Broadcast



Programming Network Latency

4 Stages = 4 cycle latency



Programming Latency



Total Programming Latency:

$$5 + 4 = 9$$


5 cycle



4 cycle




Global IO Control




Global IO

PE Architecture




6x6 PE Array



Input Data IO



Data IO




IO

Input configuration:

From IO or
From other PE




Output Data IO



Global Output IO Arrangement


6x6 PE Array



PE output to IO:


9 tiles = 9 output * 16bit = **144** bits

Each tiles use 4-input-MUX=
2 configuration bits
Total 18 bits



Global Input IO Arrangement

6x6 PE Array



IO to PE inputs:


36 PEs, each PE has 3 inputs

$36 * 3 = 108$ inputs

$108 * 16 = 1728$ total Input bits


Each input use a 2-input-MUX

$108 * 1 \text{ bit} = 108$ configuration bits




Global IO Control

6x6 PE Array



IO Configuration:
18 output configuration +
108 input configuration
= **126** IO configuration bits




UCLA

[illegible]


Output Configuration


Input Configuration

Data In and Out





Data Flow Graph (DFG)



 **In** Is a register:
1 cycle latency

 Is a pipeline register:
1 cycle latency


 **x** Are combinational circuits:
0 cycle latency

 **+** Are combinational circuits:
0 cycle latency


 **Out** Is a wire:
0 cycle latency

What is the path latency?

DFG Partition




Mapping Path Latency



What is the new path latency?


Mapping Input Latency




Do $\langle \text{in1}, \text{in2}, \text{in3}, \text{in4} \rangle$ data come in at the same time?

What are the input latency for inputs?

Mapping Input Latency




Behavior Test



Testbench to verify functionality

18	}	Expected Value
18		
18		
18		
x	}	Initial Value
x		
x		
x		

Input Latency Verification



Input Latency Verification

