

---

# EE 140/240A Linear Integrated Circuits

## Spring 2020

---

## Lab 2

### 1 Server Login

For server access, we recommend you use a remote desktop client called x2go <http://wiki.x2go.org/doku.php>. This program uses accelerated X11 tunneling to reduce the latency associated with using applications over SSH. To use it, download the client, and click the ‘New Session’ button in the top-left corner. For the host name, use one of the eda (hpse-1 to hpse-8) servers, e.g. eda-8.eecs.berkeley.edu.

Login should be the login of your class account. The desktop environment can be changed with the ‘Session Type’ option; GNOME seems to work the best with Cadence. Leave everything else at the default setting and type in your credentials to start a remote connection. Note: if you have a Mac, you will need to install XQuartz <http://www.xquartz.org/> to use x2go. If, for whatever reason, you do not want to use x2go, or x2go is not working, you can directly SSH from a console (use Putty <http://www.putty.org/> for Windows, or terminal in Mac OS X). This is done with the following command:

```
ssh -Y username@hpse-10.eecs.berkeley.edu
```

hpse-10 can be replaced with any of the other hpse servers. From there, you will have access to a terminal from which you can proceed with the lab.

### 2 Cadence Setup and Launch

We’ll assume you’re using bash as your shell. Run the following commands to set up and start Cadence Virtuoso:

```
mkdir ee140
cd ee140
mkdir cadence
cd cadence
cp /home/ff/ee140/fa19/xfab/XKIT/.bashrc .
source .bashrc
xkit -c /home/ff/ee140/fa19/xfab/XKIT/
```

This will set up your libraries and open Cadence! Every time you want to start it, just navigate to your directory from above and do the following:

```
source .bashrc
virtuoso &
```

There’s no need to run the full setup again. For Cadence documentation, click the “Help” button in Cadence, search the web (especially hits on cadence.com and edaboard.com), or ask your GSI(s).

*Note:* if you have more than one session running Cadence on the servers, you will likely experience very slow performance. When closing the remote desktop window, x2go will, by default, suspend your session. Next time you connect using x2go, you should be presented with the option to resume the suspended session. This is a nice feature because you can leave your design environment open. To terminate a session, please exit Cadence by closing the virtuoso console window, and log out of your session from your GNOME/other remote desktop window.

### 3 Setting Hotkeys

For some reason XT018 has a set of default hotkeys which are different from common Cadence hotkeys. All the hotkeys used later in this file can be set by first copying the appropriate hotkeys file into your working directory

```
cp /home/ff/ee140/sp20/xfab/XKIT/hotkeys .
```

To use these hotkeys, in the main Cadence window you should click Options → Bindkeys → Load and then choose the file you copied. From there, press Apply and then OK.

### 4 Creating a Schematic View

If the Library Manager doesn't automatically open with the Virtuoso console window, open it by clicking Tools → Library Manager. You should see a window pop up that looks like this:




Figure 1: Library Manager window

If the setup is correct, you should see PRIMLIB, TECH\_XT018, and TECH\_XT018\_HD under XFABLibs. These are the PDK-related libraries which will be extensively used later in the lab and also during the project.

In Cadence there's a relatively straightforward hierarchical organization structure. Libraries (leftmost column) are collections of Cells, and Cells are collections of Views.

The first thing you'll need is a new library. To do this, go to the library manager and click File → New → Library. A new window will pop up. Type 'lab2' in the name field and press OK.




Figure 2: New Library window

At this point, Cadence will prompt you for something called a Technology File (fair warning that Cadence likes pop-up windows). The technology file is a library or group of libraries that all cell views inside of your new library will automatically reference. This basically means that you will not have to import models every time you run a new simulation.

Choose “Reference existing technology libraries” and add TECH\_XT018 and TECH\_XT018\_HD by highlighting them on the left side and clicking the right-pointing arrow. Press OK when finished.




Figure 3: Windows to choose technology files for your new library

Now that you have a library, you can create your first schematic. Select your new `lab2` library in the library manager, and click `File` → `New` → `Cell View`. When prompted, name the new cell view `inverter` and select “schematic” from the drop-down menu and “schematic” should auto-fill under `View`. Click `OK`, and the schematic editor should open up. Now we can build a virtual representation of our circuit at the transistor level.




Figure 4: New Cell window

To instantiate circuit elements in the schematic, press the ‘i’ key. This will bring up the Add Instance window and the Component Browser. To put an NMOS transistor, go to Component Browser, change Library to `PRIMLIB`, and scroll down to `ne`. Checking the “Show Categories” box at the top left may aid in your search. This selection should auto-fill in the Add Instance window. You can also type these references into the fields manually. As soon as you do this, you will be prompted with lots of new options. What you are actually doing at this point is instantiating a parameterized cell, or P-cell for short. You can parameterize the transistor gate width, length, and fingers. Your choices will be reflected in the schematic. For now, let’s stick with a minimum-sized transistor with a length of 180nm and a width of 220nm. Press the “hide” button or hit the Enter key in the Add Instance menu and click down the transistor into your schematic. Press Escape to stop adding components. If you ever want to change a p-cell’s properties after placing it in the schematic, click on it and press ‘q’.

Following those same instructions, instantiate a PMOS transistor (pe) with a 180nm length and 220nm width. Press the ‘w’ key to open up the “Add Wire” window. This will allow you to make connections between nodes. Simply click on the red squares (contacts) in the schematic view, and make connections needed for an inverter circuit. Be sure to connect the bulk terminals of the NMOS and the PMOS to their respective sources (in this case ground and the supply, respectively).

To navigate the schematic, use the arrow keys on the keyboard to pan around. You can zoom in/out by scrolling. You can zoom into a specific area by click-dragging a box with the right mouse button around the region of interest. If the circuit ever disappears or you want to look at the whole circuit, press the ‘f’ key.

The last thing you need is the pins to indicate the input, output, supply, and ground of your inverter. This way your cell view can interface with higher-level schematics (more on this later). Press ‘p’ to open up the “Add Pins” window, type the names of your pins (you can add more than one by separating their names with spaces). Place your pins in the schematic and wire them up.

You should establish these pins:

Pin Name	Pin Type
VIN	input
VOUT	output
VDD	inputOutput
VSS	inputOutput




Figure 5: Add Pin window

If you followed the instructions, your schematic should look something like this:




Figure 6: Inverter schematic

When it does, press the “Check and Save” button (a box with a check mark). Leave the schematic editor open for now; we’ll need it for the later portions of the lab.

One more quick note: sometimes it helps to label nodes instead of directly connecting them with a wire. To connect two nodes, just label them with the same name! To create a label, press ‘l’ (that’s ell), type in the desired node name, and click on the wire in the schematic.

## 5 Creating a Symbol View

Now that your schematic is finished, we need to create a symbol for it. Click Create → Cellview → From Cellview. A pop to create a symbol appears. After you press OK, a new pop-up (or under) titled “Symbol Generation Options” shows up. Set up your pin locations such that VSS is placed at the bottom, but you can otherwise leave things as they are.





Figure 7: Options for creating a cellview from a cellview

After you press OK, you'll have the opportunity to place any missing pins in the symbol editor. Note that the red dot is the actual point where a wire will connect, so put it toward the edge of your symbol. Draw various shapes using the shape buttons at the top make your symbol look like an actual inverter. Save your symbol view when finished.



## 6 Circuit Simulation with ADE

Before simulating anything, you'll need to build a test bench for your inverter. To do this, create a schematic called `zz_inverter` in your `lab2` library. Placing “zz” at the start of each of your test benches allows you to quickly find any testbenches you've made since it will always place them at the bottom of the alphabetized list of cells.

In your test bench schematic, instantiate a cell called `vpulse` from the `analogLib` library (under `CadenceLibs`). Set the following properties (Cadence will populate the correct units for you)

Parameter	Value
DC Voltage	VIN
Voltage 1	0
Voltage 2	1
Period	20n
Rise time	10p
Fall time	10p
Pulse width	10n

Notice how we didn't set the DC voltage to a numerical value! Instead, we assigned it to the variable “VIN”. Assigning parameters to variables allows you to change them easily and sweep them in the simulator.

Now instantiate the inverter symbol you created earlier, and a `vdc` from the library `analogLib`. Set its DC voltage to 1V.

Connect all the circuit components together with wires. You should label the input and output nets to easily identify them (press ‘l’ (that's ell)). Notice how we didn't actually need to draw a wire for VDD—instead, we labeled both nets the same, and they're now shorted together.






Figure 8: Schematic of the testbench

Click “Check and Save”. You’ll get a few warnings and a couple blinking boxes (visible in Figure 8) which you can safely ignore.

Now you can finally set up the simulation for your inverter. Click Launch → ADE L to open up the legendary Virtuoso Analog Design Environment (ADE). This tool is a little obtuse but extremely powerful. Let’s start with two simple simulations: a DC simulation to determine our inverter’s voltage transfer characteristic, and a transient simulation to determine its propagation delay.

First let’s set up the design variables. Click on Variables → Copy From Cellview. Remember how you set the `vpulse` DC voltage to a variable? Here’s where you can use it in your simulation. Set the default value of VIN to 1V (just type in 1 and Cadence will give you the right units).

Click on Analyses → Choose to open the analysis window. Select “dc”, set the sweep variable to “Design Variable” and use “VIN” as the variable name. Sweep it from 0V to 1V with a step size of 10mV. Click OK.




Figure 9: DC simulation setup. Note that you don't need to Save DC Operating Point—it's a useful debugging tool when designing larger circuits.

Follow the same procedure to create a transient simulation with a duration of 100ns.




Figure 10: Transient simulation setup

To make the simulator automatically plot the desired waveforms, click Tools → Calculator. We'll want the DC sweep values for the input and output as well as the transient voltage values for the input and output. To get the DC sweep voltage, click “vs” and then click “OUT” on your schematic. Do NOT close this window.



Figure 11: Partial capture of the calculator window with “vs” selected.

In your ADE window, right click the “Outputs” region and select Edit. Press “Get Expression”, and the expression from the calculator will appear in the “Expression” box. Name it “dcs\_vout” and press “Add”. This will add your expression to your outputs.




Figure 12: Windows for adding your calculator expression to your output

Repeat this for “dcs\_vin”. The process for adding the transient voltage is similar, but instead of selecting “vs”, choose “vt”. Your ADE window should now look something like this:




Figure 13: ADE window after adding all the outputs

To run the simulation, click the green “play” icon on the right side of your ADE window. Close the “What’s New” pop-up and the simulation will run. The input and output waveforms should be plotted automatically.




Figure 14: Automatically plotted input and output waveforms

From the DC sweep, find the gain by estimating the slope of the curve where the output is roughly 0.5V using markers (pressing “h” for horizontal markers and “v” for vertical markers). **Need to fix hotkeys** Another option is to use the calculator again. Using the “wave” selection option, click the DC response on your graph. To calculate the derivative, use the expression you get as the argument for the function `deriv()`. You can plot the result in a new window and evaluate the gain from there. Inverters are normally

associated with digital circuits, but they can be used as amplifiers as well.




Figure 15: Plotting the derivative of the output voltage with respect to the x-axis (the variable VIN)

If your plot doesn't seem very smooth, try shrinking the step size in your DC sweep.

**Using these two methods, record the DC gain for the lab report.**

The propagation delay of the inverter is defined as the time between the input crossing  $\frac{V_{DD}}{2}$  and the output transitioning to  $\frac{V_{DD}}{2}$ . Use the cursors on the transient simulation to measure the high-to-low and low-to-high propagation delays. **Provide a plot and record these values for the lab report.**

Before closing the ADE window, you can save a runset state file for your future usage. To do this, click on the save button in ADE window. Choose Cellview for the Save State Option option, and click on OK to save it.




Figure 16: Save sunset state

## 7 Creating a Layout View

In your schematic view for your inverter, click Launch → Layout XL. Choose “Create New” with the Automatic configuration. This will open the Layout XL Editor in a new window. Press “e” to open up the Display Options window. You’ll want to make sure the X and Y Snap Spacing are set to 0.005 (5nm). Under Display Levels, set “Stop” to 32.





Figure 17: The Display Options window

Because you opened Layout XL from your schematic view, there is a box at the bottom left to “Generate All From Source” . Clicking on this will open up the following window






Figure 18: The Generate Layout window.

Uncheck “I/O Pins” and “PR Boundary”, then press OK. This will automatically populate your layout with all the necessary cells for your layout with all the correct properties. If you want to change the properties of any of these cells at any point, click on the cell and press ‘q’ to open up the properties window. You’ll also notice that clicking on nets and devices in the schematic will highlight in both the schematic and the layout—this is really helpful for routing!




Figure 19: Clicking on the VOUT net highlights the net in both the schematic and the layout (the latter is boxed in white)

Now we’ll make metal lines for the power supply. To specify the material, go to the “Layers” toolbox on




Figure 20: The Layers toolbar with MET1 highlighted and selected

the left side. Find MET1 whose purpose is drw.

Now press `Create → Shape → Path` key to create a path. If you want to change the thickness of the path, press “F3” and make the changes as you like. Now draw the paths so they form stripes above and below your MOSFETs. Double click to end the path. Don’t worry if they’re not perfectly aligned to anything for now, you can always change what you’ve drawn later. Change the thickness of your path to 0.6.

If you’d like to change any properties of your drawn boxes or cells, click on the item of interest and press ‘q’.

Now using MET1, wire up the sources and drains of your devices to the appropriate routings. Just looking at MET1, your routing should look something like this




Figure 21: An example of MET1 routing for the inverter

You've connected the sources and drains of the devices now. At this point we haven't connected the gates, but it's important we don't forget the body contact of the device as well. Press 'o' (that's oh) and a new window to create vias will appear. In the "Via Definition" drop-down, choose `ND_C`, and in the radio dials at the top choose "Shape(s)" in the "Compute From" selection. Click on the power rail meant for VDD at the top and a via will automatically be put down to contact the body.

Repeat the same process for VSS, but with `PD_C` instead.




Figure 22: The Create Via window for connecting the VDD power rail to the device body

All we have left to connect are the gates of our transistors. Connect the gates of your transistors with layer POLY1 using 'p' again.




Figure 23: POLY1 routing (green) with the active layer (DIFF, in red) and MET1 shown for clarity

You'll notice that around the PMOS there's a box in layer `PIMP` for P-Implant, and around the NMOS there's a box in layer `NIMP` for N-Implant. In an NMOS, the bulk is the substrate—implicitly shown in black. A PMOS must be placed in an N-well to operate properly. The N-well is automatically placed with the PMOS, but too small to make connections. To draw a bigger N-well, find the `NWELL` drawing layer and press 'r' to draw a rectangle that includes the PMOS and the top metal line.




Figure 24: The layout so far (yours does not need to look exactly like this, just be sure the yellow box NWELL encompasses the top rail and the PMOS device)

## 8 Design Rule Checking (DRC)

The DRC checker verifies that your drawn layers obey all of the design rules. These design rules are provided by the IC foundry to ensure that the IC devices perform to specification.

To run DRC, go to the menu bar and click Assura → Run DRC. Make sure the library, cell, and the view are set to lab2, inverter, and layout. In the third section, change the Rule Set to “DRC % Dummy Output”. Click “Set Switches” and click “noAntenna”. This turns off any antenna DRC checks—this is typically run at the top-level for a full chip.




Figure 25: The DRC options window

Press OK. A few other windows may show up asking about overwriting any AssuraDRC files—press OK on these too. You’ll be prompted asking if you’d like to see the DRC results—click OK. If you have no DRC errors, a Virtuoso window should appear saying so. Otherwise, another window will appear with the errors described. The errors may be difficult to understand. Try to decode what needs to be fixed (usually this will have to do with the spacing or overlap between components and paths). Ask your GSI if you’re stuck.

Some of the more common DRC errors involve:

- minimum spacing (e.g. you can’t try to have two fingers of Metal 1 1nm apart)
- overlap (e.g. some layers have to have other layers overlapping with them)
- contacting the substrate (e.g. nested diffusions should have an electrical contact to some known potential)

## 9 Adding Pins to the Layout View

Remember that, in the schematic and symbol, we had pins for the input and output of the inverter. Press Create → Pin and (another) pop-up will show up




Figure 26: Create Pin window. Select the window and the I/O type to match your schematic

Type in your terminal name and change the I/O type to match your schematic (e.g. inputOutput, input, etc.). Click and draw a rectangle where you'd like to place the pin. Where you've drawn it, select the pin, press 'q', and change the layer to MET1 pin. Make sure that you have a connection from POLY1 to MET1 at the gate, otherwise your pin will not be physically connected to your device!

For clarity, it helps to add labels to your pins so you know what they are. Press Create → Label. Separate different labels with a space.






Figure 27: Create Label window. You can change the height of your letters as well as the font.

## 10 Layout Versus Schematic (LVS) Verification

Now, we need to check to see whether the transistors and pins we placed here actually match up with the transistors we placed in schematic. To do this, we run a layout vs. schematic (LVS) checker. From your Layout window, press Assura → Run LVS. Your “Run Assura LVS” menu should look like this:




Figure 28: LVS window

Press OK to run LVS. If your layout matches your schematic, you will see the following message:




Figure 29: No LVS errors!

If you have any LVS errors, correct them by making the appropriate adjustments to your layout. Remember to run DRC check again afterward to make sure your update doesn't violate any design rules. If you see a lot of pin mismatch errors over pins which you think are correct, make sure the type out pin (e.g. inputOutput, input, output, etc.) is correct.

At this point, your layout now passes DRC and LVS – a huge milestone in the IC design process. Next, we will examine how the physical placement of transistors (layout) impacts circuit performance.

## 11 Parasitic Extraction

Start QRC in your layout window by clicking on Quantus → Run Assura - Quantus QRC, and the following window will pop up.



Figure 30: QRC start window.

Click on OK and you will see QRC setting window. In the Setup tab, make sure that RuleSet is default and Output is Extracted View.

The image shows the 'Quantus QRC (Assura) Parasitic Extraction Run Form' dialog box, specifically the 'Setup' tab. The dialog has a title bar with a close button. Below the title bar are tabs: 'Setup', 'Extraction', 'Filtering', 'Netlisting', 'Run Details', and 'Substrate'. The 'Setup' tab is active.

The 'Setup' tab contains the following fields and controls:

- Technology:** XT018\_1231 (dropdown)
- RuleSet:** default (dropdown)
- p2lvsSet:** NONE (dropdown)
- UseMultRuleSets:** checkbox (unchecked)
- Setup Dir:** kit/setup/xt018/cadence/QRC\_assura/XT018\_1231/QRC-Typ (text field)
- Include Command File:** text field with 'View' and 'Edit' buttons
- Rule Command File Include:** text field with 'View' and 'Edit' buttons
- Tech Cmd File:** User (dropdown) with 'View' and 'Edit' buttons
- Library Definitions File:** /aa/users/zhongkai/ee140\_TA/cadence/cds.lib (text field) with 'View' and 'Edit' buttons
- Output:** Extracted View (dropdown)
- Lib:** lab2 (dropdown)
- Cell:** inverter (dropdown)
- View:** log\_extracted (text field)
- Enable CellView Check:** checkbox (checked)
- Parasitic Res Component:** p\_res auLvs PRIMLIB (text field) with **Prop Id:** r (text field)
- Parasitic Cap Component:** p\_cap auLvs PRIMLIB (text field) with **Prop Id:** c (text field)
- Parasitic Ind Component:** pinductor (text field) with **Prop Id:** l (text field)
- Parasitic M Component:** pmind (text field) with **Prop Id:** k (text field)
- Inductance L1 Prop Id:** ind1 (text field) with **Inductance L2 Prop Id:** ind2 (text field)
- Parasitic CCVS Component:** ccvs (text field) with **Hgain Prop Id:** hgain (text field) and **Vref Prop Id:** vref (text field)
- Parasitic VS Component:** vsource (text field) with **Prod Id:** vr (text field)
- Call Procedure:** text field
- Substrate Extract:** checkbox (unchecked)
- Substrate Profile:** NONE (dropdown)
- Add LVS MOS Diffusion Res:** checkbox (unchecked)
- Extract MOS Diffusion Res:** checkbox (checked)

At the bottom of the dialog is a text area with the message: 'Library Directory: Specify a directory for writing local libraries created during the hierarchical extraction of an extracted view.' Below the text area are buttons: OK, Cancel, Apply, Defaults, Load State, Save State, View Command File, and Help.

Figure 31: QRC Setup tap.

In Extraction tab, make Extraction Type as RC, Cap Coupling Mode as Coupled and Ref Node as your circuit ground node (VSS in this lab). For other tabs, just use its default settings for now.

**Quantus QRC (Assura) Parasitic Extraction Run Form**

Setup | **Extraction** | Filtering | Netlisting | Run Details | Substrate

Extraction Type: **RC** | Name Space: **Layout Names**

Max fracture length: **infinite** | **microns** | Temperature: **27.0** C | **Edit**

Max fracture length by layer: **Edit**

☐ From File: **...**

Cap Coupling Mode: **Coupled** | Ref Node: **vss**

Mult Factor: **1.0** | Extend Checking Distance: **default** | Diffusion Equation R: ☒

Ladder Network: ☐ | **Select...** | User Region: **...** | **View** | **Edit**

Net Selection Type: **Full Chip All Nets** | FS Extraction Mode: **NONE**

Layer Setup Customization: ☐ | **Edit...** | Quantus FS mode: ☐ | Field Solver High: ☐

Resistance Mesh: ☐ | **Edit...** | Adaptive: **false** | **Mesh Via Layers**

**Select...** | R Mesh User Region: **...** | **View** | **Edit**

Non-Manhattan Resistance Accuracy: **default**

**From File** ☐ | **SelfFromSch** | **SelfFromLay**

**HRCX Cells:** Specify a list of cells which appear in the output hierarchy, requires cell name, with optional view and lib names (cell, view, lib).

**OK** | **Cancel** | **Apply** | **Defaults** | **Load State** | **Save State** | **View Command File** | **Help**

Figure 32: QRC Extraction tap.

Click on OK and you will get a window showing QRC is running.




Figure 33: QRC running window.

If QRC is done successfully, the following window will pop up.




Figure 34: QRC running successfully.

However, If QRC failed, you will get the following window. You need to click on Yes and read the log file to get the problems.




Figure 35: QRC failed.

After finish this step. You will get analog\_extracted view in your inverter views.




Figure 36: Extraction view.

## 12 Parasitic Extracted Circuit Simulation

To run post-layout simulation, you need to create another cellview in your `zz_inverter` testbench. In Library Manager, click `File` → `New` → `Cell View` and choose `config` in `Type` and click `OK`. The `Virtuoso Hierarchy Editor` and `New Configuration` window will pop up. In the “`New Configuration`” window choose `Schematic` for “`View`”. Click on `Use Template` button at the bottom, and choose `spectre` for `Name` in the pop-up `Use Template` window.




Figure 37: Virtuoso Hierarchy Editor and New Configuration window.

Click on OK and the Global Bindings part will be automatically filled.




Figure 38: New Configuration window after filled.



Click OK and in the Virtuoso Hierarchy Editor Window, all the cells used in your testbench will be listed in the Cell Bindings tab like following.




Figure 39: Hierarchy Editor window.

Right click on your top DUT (design under test) cell (inverter in this lab), and choose the `analog_extracted` view. Save this view, and your Hierarchy Editor window will be like this:




Figure 40: Hierarchy Editor window after choose the post-layout view.

Click on the Open button in the Top Cell part. The testbench will open again, but with a Config view (You can also open it within Library Manager).




Figure 41: Open config view.

For now, you can just close the Hierarchy Editor window. In the testbench, you can double check you are using the post-layout netlist by decending into the inverter. The first entry should be `analog_extracted`, and if you go into the netlist, you will see the back-annotations transistors, resistors and capacitors in the layout (If you cannot see it, use `Shift+F` to swap the display level).




Figure 42: Decend into extracted view.

Check and save your schematic and launch "ADE L" again. Load the runset you saved in the previous simulation.




Figure 43: Load runset.

The ADE window will be like the this:




Figure 44: ADE window after load the runset.

Click Simulation → Netlist → Create. The netlist should be simulated with all the parasitics included. Look at the parasitics to get a feel for their values. **Save a copy of the netlist (either text or screenshot) to include in your lab report.** Re-run the simulation, the results window will pop up and this is your post-layout simulation results. You can compare it with the schematic simulation results. **Record the DC gain and propagation delay again.**




Figure 45: Post-layout simulation results.

## 13 Deliverables

- (1) Schematic simulation
  - a. DC gain
  - b. High-low propagation delay
  - c. Low-high propagation delay
- (2) Screenshot of finished inverter layout
- (3) Netlist with extracted parasitics
- (4) Extracted simulation
  - a. DC gain
  - b. High-low propagation delay
  - c. Low-high propagation delay